

LME49721 High-Performance, High-Fidelity Rail-to-Rail Input/Output Audio Operational Amplifier

Check for Samples: LME49721

FEATURES

- Rail-to-Rail Input and Output
- Easily Drives 10kΩ Loads to Within 10mV of Each Power Supply Voltage
- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection

APPLICATIONS

- Ultra High-Quality Portable Audio Amplification
- · High-Fidelity Preamplifiers
- · High-Fidelity Multimedia
- State-of-the-Art Phono Pre Amps
- High-Performance Professional Audio
- High-Fidelity Equalization and Crossover Networks
- High-Performance Line Drivers
- High-Performance Line Receivers
- High-Fidelity Active Filters
- DAC I–V Converter
- ADC Front-End Signal Conditioning

KEY SPECIFICATIONS

- Power Supply Voltage Range: 2.2V to 5.5V
- Quiescent Current: 2.15mA (typ)
- THD+N ($A_V = 2$, $V_{OUT} = 4V_{p-p}$, $f_{IN} = 1$ kHz)
 - $R_L = 2k\Omega$: 0.00008% (typ) - $R_L = 600\Omega$: 0.0001% (typ)
- Input Noise Density: 4nV/√Hz (typ), @ 1kHz
- Slew Rate: ±8.5V/µs (typ)
- Gain Bandwidth Product: 20MHz (typ)
- Open Loop Gain ($R_L = 600\Omega$): 118dB (typ)
- Input Bias Current: 40fA (typ)Input Offset Voltage: 0.3mV (typ)
- PSRR: 103dB (typ)

DESCRIPTION

The LME49721 is a low-distortion, low-noise Rail-to-Rail Input/Output operational amplifier optimized and fully specified for high-performance, high-fidelity applications. Combining advanced leading-edge technology with state-of-the-art circuit process design, the LME49721 Rail-to-Rail Input/Output operational amplifier delivers superior amplification for outstanding performance. The LME49721 combines a very high slew rate with low THD+N to easily satisfy demanding applications. To ensure that the most challenging loads are driven without compromise, the LME49721 has a high slew rate of ±8.5V/µs and an output current capability of ±9.7mA. Further, dynamic range is maximized by an output stage that drives 10kΩ loads to within 10mV of either power supply voltage.


The LME49721 has a wide supply range of 2.2V to 5.5V. Over this supply range the LME49721's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49721 is unity gain stable.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TYPICAL CONNECTION AND PINOUT








Figure 2. 8-Pin SOIC (D Package)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

Power Supply Voltage (V _S = V ⁺ - V ⁻)	6V
Storage Temperature	−65°C to 150°C
Input Voltage	(V-) - 0.7V to (V+) + 0.7V
Output Short Circuit ⁽⁴⁾	Continuous
Power Dissipation	Internally Limited
ESD Rating ⁽⁵⁾	2000V
ESD Rating ⁽⁶⁾	200V
Junction Temperature	150°C
Thermal Resistance, θ _{JA} (SOIC)	165°C/W
Temperature Range, T _{MIN} ≤ T _A ≤ T _{MAX}	-40°C ≤ T _A ≤ 85°C
Supply Voltage Range	$2.2V \le V_S \le 5.5V$

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics table lists ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.



ELECTRICAL CHARACTERISTICS FOR THE LME49721

The following specifications apply for the circuit shown in Figure 1. $V_S = 5V$, $R_L = 10k\Omega$, $R_{SOURCE} = 10\Omega$, $f_{IN} = 1kHz$, and $T_A = 25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	LME	Units	
Cymbol	1 didileter	Conditions	Typical ⁽¹⁾	Limit ⁽²⁾	(Limits)
THD+N	Total Harmonic Distortion + Noise	$\label{eq:local_control_control} \begin{split} A_V &= +1, \ V_{OUT} = 2V_{p\text{-}p}, \\ R_L &= 2k\Omega \\ R_L &= 600\Omega \end{split}$	0.0002 0.0002	0.001	% (max)
IMD	Intermodulation Distortion	$A_V = +1$, $V_{OUT} = 2V_{p-p}$, Two-tone, 60Hz & 7kHz 4:1	0.0004		%
GBWP	Gain Bandwidth Product		20	15	MHz (min)
SR	Slew Rate	A _V = +1	8.5		V/µs (min)
FPBW	Full Power Bandwidth	V _{OUT} = 1V _{P-P} , –3dB referenced to output magnitude at f = 1kHz	2.2		MHz
t _s	Settling time	A _V = 1, 4V step 0.1% error range	800		ns
_	Equivalent Input Noise Voltage	f _{BW} = 20Hz to 20kHz, A-weighted	.707	1.13	μV _{P-P} (max)
e _n	Equivalent Input Noise Density	f = 1kHz A-weighted	4	6	nV / √Hz (max)
In	Current Noise Density	f = 10kHz	4.0		fA / √Hz
Vos	Offset Voltage		0.3	1.5	mV (max)
ΔV _{OS} /ΔTemp	Average Input Offset Voltage Drift vs Temperature	40°C ≤ T _A ≤ 85°C	1.1		μV/°C
PSRR	Average Input Offset Voltage Shift vs Power Supply Voltage		103	85	dB (min)
ISO _{CH-CH}	Channel-to-Channel Isolation	f _{IN} = 1kHz	117		dB
I _B	Input Bias Current	$V_{CM} = V_S/2$	40		fA
ΔI _{OS} /ΔTemp	Input Bias Current Drift vs Temperature	-40°C ≤ T _A ≤ 85°C	48		fA/°C
Ios	Input Offset Current	$V_{CM} = V_S/2$	60		fA
V _{IN-CM}	Common-Mode Input Voltage Range			(V+) - 0.1 (V-) + 0.1	V (min)
CMRR	Common-Mode Rejection	V _{SS} - 100mV < V _{CM} < V _{DD} + 100mV	93	70	dB (min)
	1/f Corner Frequency		2000		Hz
		V_{SS} - 200mV < V_{OUT} < V_{DD} + 200mV		•	·
۸	Open Lean Veltage Cain	$R_L = 600\Omega$	118	100	dB (min)
A _{VOL}	Open Loop Voltage Gain	$R_L = 2k\Omega$	122		dB (min)
		$R_L = 10k\Omega$	130	115	dB (min)
		B 6000	$V_{DD} - 30 mV$	$V_{DD} - 80 \text{mV}$	V (min)
V _{OUTMIN}	Outrot Valta na Cuina	$R_L = 600\Omega$	V _{SS} + 30mV	V _{SS} + 80mV	V (min)
	Output Voltage Swing	B 40k0 V 5 0V	V _{DD} – 10mV	V _{DD} – 20mV	V (min)
		$R_L = 10k\Omega$, $V_S = 5.0V$	V _{SS} + 10mV	V _{SS} + 20mV	V (min)
I _{OUT}	Output Current	$R_L = 250\Omega, V_S = 5.0V$	9.7	9.3	mA (min)
I _{OUT-SC}	Short Circuit Current		100		mA
R _{OUT}	Output Impedance	f _{IN} = 10kHz Closed-Loop Open-Loop	0.01 46		Ω
I _S	Quiescent Current per Amplifier	I _{OUT} = 0mA	2.15	3.25	mA (max)

⁽¹⁾ Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Product Folder Links: LME49721

⁽²⁾ Datasheet min/max specification limits are ensured by test or statistical analysis.

TYPICAL PERFORMANCE CHARACTERISTICS

Graphs were taken in dual supply configuration.




Figure 3.




Figure 5.




Figure 7.




Figure 4.




Figure 6.




Figure 8.



Graphs were taken in dual supply configuration.




Figure 9.





Figure 11.






Figure 10.




Figure 12.




Figure 14.

Graphs were taken in dual supply configuration.




Figure 15.





Figure 17.






Figure 16.






Figure 18.







Graphs were taken in dual supply configuration.



OUTPUT VOLTAGE (V) Figure 21.



OUTPUT VOLTAGE (V) Figure 23.








Figure 22.





OUTPUT VOLTAGE (V) Figure 24.

THD+N vs Output Voltage $V_S = \pm 2.75V$ $R_L = 600\Omega$, $A_V = 2$







Figure 26.


Graphs were taken in dual supply configuration.



















Graphs were taken in dual supply configuration.








Figure 33.












Figure 38.

Product Folder Links: LME49721



Graphs were taken in dual supply configuration.




Figure 39.






Figure 41.





FREQUENCY (Hz) **Figure 40.**




Figure 42.




Figure 44.



Graphs were taken in dual supply configuration.




Figure 45.






Figure 47.



 $\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{S}} = \pm 2.5 \text{V} \\ \text{V}_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}} \\ \text{R}_{\text{L}} = 10 \text{k}\Omega \end{array}$



FREQUENCY (Hz) Figure 46.




Figure 48.






Figure 50.




Graphs were taken in dual supply configuration.




FREQUENCY (Hz) Figure 51.






FREQUENCY (Hz) Figure 53.




CMRR vs Frequency $V_S = \pm 1.5V$ $R_L = 10k\Omega$ +0




FREQUENCY (Hz)

Figure 52.



FREQUENCY (Hz) Figure 54.



FREQUENCY (Hz)

Figure 56.



Graphs were taken in dual supply configuration.





Figure 57.







Figure 59.






Figure 60.

Output Voltage Swing Neg vs Power Supply $R_L = 10k\Omega$




Figure 61.

Output Voltage Swing Neg vs Power Supply R_L = 600Ω




Figure 62.



Graphs were taken in dual supply configuration.

Output Voltage Swing Pos vs Power Supply $R_L = 2k\Omega$




Figure 63.

Output Voltage Swing Pos vs Power Supply $R_L = 600\Omega$





Figure 65.

Supply Current per amplifier vs Power Supply R_L = 10k Ω , Dual Supply



Output Voltage Swing Pos vs Power Supply $R_L = 10k\Omega$




Figure 64.

Supply Current per amplifier vs Power Supply $R_L = 2k\Omega$, Dual Supply




Figure 66.




Figure 68.



APPLICATION INFORMATION

DISTORTION MEASUREMENTS

The vanishingly low residual distortion produced by LME49721 is below the capabilities of all commercially available equipment. This makes distortion measurements just slightly more difficult than simply connecting a distortion meter to the amplifier's inputs and outputs. The solution. however, is quite simple: an additional resistor. Adding this resistor extends the resolution of the distortion measurement equipment.

The LME49721's low residual is an input referred internal error. As shown in Figure 69, adding the 10Ω resistor connected between a the amplifier's inverting and non-inverting inputs changes the amplifier's noise gain. The result is that the error signal (distortion) is amplified by a factor of 101. Although the amplifier's closed-loop gain is unaltered, the feedback available to correct distortion errors is reduced by 101. To ensure minimum effects on distortion measurements, keep the value of R1 low as shown in Figure 69.

This technique is verified by duplicating the measurements with high closed-loop gain and/or making the measurements at high frequencies. Doing so, produces distortion components that are within equipments capabilities. This datasheet's THD+N and IMD values were generated using the above described circuit connected to an Audio Precision System Two Cascade.




Figure 69. THD+N and IMD Distortion Test Circuit with $A_V = 2$

OPERATING RATINGS AND BASIC DESIGN GUIDELINES

The LME49721 has a supply voltage range from +2.2V to +5.5V single supply or ±1.1 to ±2.75V dual supply.

Bypassed capacitors for the supplies should be placed as close to the amplifier as possible. This will help minimize any inductance between the power supply and the supply pins. In addition to a $10\mu F$ capacitor, a $0.1\mu F$ capacitor is also recommended in CMOS amplifiers.

The amplifier's inputs lead lengths should also be as short as possible. If the op amp does not have a bypass capacitor, it may oscillate.

BASIC AMPLIFIER CONFIGURATIONS

The LME49721 may be operated with either a single supply or dual supplies. Figure 70 shows the typical connection for a single supply inverting amplifier. The output voltage for a single supply amplifier will be centered around the common-mode voltage Vcm. Note: the voltage applied to the Vcm insures the output stays above ground. Typically, the Vcm should be equal to $V_{DD}/2$. This is done by putting a resistor divider ckt at this node, see Figure 70.

Product Folder Links: LME49721






Figure 70. Single-Supply Inverting Op Amp

Figure 71 shows the typical connection for a dual supply inverting amplifier. The output voltage is centered on zero.




Figure 71. Dual-Supply Inverting Op Amp

Figure 72 shows the typical connection for the Buffer Amplifier or also called a Voltage Follower. A Buffer Amplifier can be used to solve impedance matching problems, to reduce power consumption in the source, or to drive heavy loads. The input impedance of the op amp is very high. Therefore, the input of the op amp does not load down the source. The output impedance on the other hand is very low. It allows the load to either supply or absorb energy to a circuit while a secondary voltage source dissipates energy from a circuit. The Buffer is a unity stable amplifier, 1V/V. Although the feedback loop is tied from the output of the amplifier to the inverting input, the gain is still positive. Note: if a positive feedback is used, the amplifier will most likely drive to either rail at the output.





Figure 72. Buffer

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated



TYPICAL APPLICATIONS



 $A_V = 34.5$ F = 1 kHz $E_n = 0.38 \text{ }\mu\text{V}$ A Weighted

Figure 73. ANAB Preamp





Figure 74. NAB Preamp Voltage Gain vs Frequency




 $V_O = V1-V2$

Figure 75. Balanced to Single-Ended Converter

Product Folder Links: LME49721


ts Incorporated Submit Documentation Feedback






 $V_0 = V1 + V2 - V3 - V4$

Figure 76. Adder/Subtracter



$$f_0 = \frac{1}{2\pi RC}$$


Figure 77. Sine Wave Oscillator



if C1 = C2 = C $R1 = \frac{\sqrt{2}}{2\omega_0C}$ $R2 = 2 \bullet R1$ Illustration is $f_0 = 1 \text{ kHz}$

Figure 78. Second-Order High-Pass Filter (Butterworth)






$$C1 = \frac{\sqrt{2}}{\omega_0 B}$$

$$C2 = \frac{C}{2}$$

Illustration is $f_0 = 1 \text{ kHz}$

Figure 79. Second-Order Low-Pass Filter (Butterworth)



$$\begin{split} f_0 &= \frac{1}{2\pi C 1R1}, Q = \frac{1}{2} \left(1 + \frac{R2}{R0} + \frac{R2}{RG}\right), A_{BP} = QA_{LP} = QA_{LH} = \frac{R2}{RG} \end{split}$$
 Illustration is $f_0 = 1$ kHz, $Q = 10$, $A_{BP} = 1$

Figure 80. State Variable Filter




Figure 81. AC/DC Converter






Figure 82. 2-Channel Panning Circuit (Pan Pot)





Figure 83. Line Driver





```
\begin{split} f_L &= \frac{1}{2\pi R2C1}, f_{LB} = \frac{1}{2\pi R1C1} \\ f_H &= \frac{1}{2\pi R5C2}, f_{HB} = \frac{1}{2\pi (R1 + R5 + 2R3)C2} \\ Illustration is: \\ f_L &= 32 \ Hz, \ f_{LB} = 320 \ Hz \\ f_H &= 11 \ kHz, \ f_{HB} = 1.1 \ kHz \end{split}
```





Figure 84. Tone Control




 $\begin{array}{l} A_v = 35 \text{ dB} \\ E_n = 0.33 \text{ } \mu\text{V} \\ \text{S/N} = 90 \text{ dB} \\ \text{f} = 1 \text{ kHz} \\ \text{A Weighted}, \text{ V}_{\text{IN}} = 10 \text{ mV} \\ \text{@f} = 1 \text{ kHz} \end{array}$

Figure 85. RIAA Preamp

Product Folder Links: LME49721






If R2 = R5, R3 = R6, R4 = R7
$$V0 = \left(1 + \frac{2R2}{R1}\right) \frac{R4}{R3}(V2 - V1)$$
 Illustration is:
$$V0 = 101(V2 - V1)$$

Figure 86. Balanced Input Mic Amp





A. See Table 1.

Figure 87. 10-Band Graphic Equalizer

Table 1. C_1 , C_2 , R_1 , and R_2 Values for Figure 87⁽¹⁾

fo (Hz)	C ₁	C ₂	R ₁	R ₂
32	0.12µF	4.7µF	75kΩ	500Ω
64	0.056µF	3.3µF	68kΩ	510Ω
125	0.033µF	1.5µF	62kΩ	510Ω
250	0.015µF	0.82µF	68kΩ	470Ω
500	8200pF	0.39µF	62kΩ	470Ω
1k	3900pF	0.22µF	68kΩ	470Ω
2k	2000pF	0.1µF	68kΩ	470Ω
4k	1100pF	0.056µF	62kΩ	470Ω
8k	510pF	0.022µF	68kΩ	510Ω
16k	330pF	0.012µF	51kΩ	510Ω

(1) At volume of change = ± 12 dB Q = 1.7



REVISION HISTORY

Rev	Date	Description
1.0	09/26/07	Initial release.
1.1	10/01/07	Input more info under the Buffer Amplifier.
1.2	04/21/10	Added the Ordering Information table.
С	04/04/13	Changed layout of National Data Sheet to TI format.



PACKAGE OPTION ADDENDUM

12-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LME49721MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L49721 MA	Samples
LME49721MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L49721 MA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


12-Oct-2014


n no event shall TI's liability aris	ing out of such information exceed the total	purchase price of the TI part(s) at	t issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LME49721MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 4-May-2017



*All dimensions are nominal

Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LME49721MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0	

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.