Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 123 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
- High Endurance Non-volatile Memory Segments
 - 4K/8K Bytes of In-System Self-Programmable Flash program memory(ATtiny48/88)
 - 64/64 Bytes EEPROM (ATtiny48/88)
 - 256/512 Bytes Internal SRAM (ATtiny48/88)
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C / 100 years at 25°C
 - Programming Lock for Software Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Prescaler, and Compare and Capture Modes
 - 8-channel 10-bit ADC in 32-lead TQFP and 32-pad QFN/MLF package
 - 6-channel 10-bit ADC in 28-pin PDIP and 28-pad QFN/MLF package
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (Philips I²C Compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - debugWIRE On-chip Debug System
 - In-System Programmable via SPI Port
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Three Sleep Modes: Idle, ADC Noise Reduction and Power-down
- I/O and Packages
 - 28 Programmable I/O Lines in 32-lead TQFP and 32-pad QFN/MLF package
 - 24 Programmable I/O Lines in 28-pin PDIP and 28-pad QFN/MLF package
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
 - 1.8 5.5V
- Temperature Range:
 - -40°C to +85°C
- Speed Grade:
 - 0 4 MHz @ 1.8 5.5V
 - -0-8 MHz @ 2.7-5.5V
 - 0 − 12 MHz @ 4.5 − 5.5V
- Low Power Consumption
 - Active Mode: 1 MHz, 1.8V: 240μA
 - Power-down Mode: 0.1µA at 1.8V



8-bit AVR®
Microcontroller
with 4/8K Bytes
In-System
Programmable
Flash


ATtiny48/88

Preliminary Summary



1. Pin Configurations

Figure 1-1. Pinout of ATtiny48/88





1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

1.1.3 Port A (PA3:0) (in 32-lead TQFP and 32-pad QFN/MLF packages, only)

Port A is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit) in 32-lead TQFP and 32-pad QFN/MLF package. The PA3..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

1.1.4 Port B (PB7:0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the internal clock operating circuit.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 64 and "System Clock and Clock Options" on page 25.

1.1.5 Port C (PC7, PC5:0)

Port C is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC7 and PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.6 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a reset input. A low level on this pin for longer than the minimum pulse width will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 21-3 on page 204. Shorter pulses are not guaranteed to generate a reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 67.

1.1.7 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PD7..4 output buffers have symmetrical drive characteristics with both high sink and source capabilities, while the PD3..0 output buffers have stronger sink capabilities. As inputs, Port D



pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 70.

1.1.8 AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D converter and a selection of I/O pins. This pin should be externally connected to V_{CC} even if the ADC is not used. If the ADC is used, it is recommended this pin is connected to V_{CC} through a low-pass filter, as described in "Analog Noise Canceling Techniques" on page 166.

The following pins receive their supply voltage from AV_{CC} : PC7, PC5:0 and (in 32-lead packages) PA1:0. All other I/O pins take their supply voltage from V_{CC} .




2. Overview

The ATtiny48/88 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny48/88 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The ATtiny48/88 provides the following features: 4/8K bytes of In-System Programmable Flash, 64/64 bytes EEPROM, 256/512 bytes SRAM, 24 general purpose I/O lines (28 I/Os in 32-lead TQFP and 32-pad QFN/MLF packages), 32 general purpose working registers, two flexible Timer/Counters with compare modes, internal and external interrupts, a byte-oriented 2-wire serial interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in 32-lead TQFP and 32-pad QFN/MLF packages), a programmable Watchdog Timer with internal oscillator, and three software selectable power saving modes. Idle mode stops the CPU while allowing Timer/Counters, 2-wire serial interface, SPI port, and interrupt system to continue functioning. Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, and helps to minimize switching noise during ADC conversions.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an on-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Flash memory. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATtiny48/88 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATtiny48/88 AVR is supported by a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators and evaluation kits.

2.2 Comparison Between ATtiny48 and ATtiny88

The ATtiny48 and ATtiny88 differ only in memory sizes. Table 2-1 summarizes the different memory sizes for the two devices.

Table 2-1. Memory Size Summary

| Device | Flash | EEPROM | RAM |
|----------|----------|----------|-----------|
| ATtiny48 | 4K Bytes | 64 Bytes | 256 Bytes |
| ATtiny88 | 8K Bytes | 64 Bytes | 512 Bytes |



3. Additional Information

3.1 Resources

A comprehensive set of development tools, application notes and datasheets are available for download at http://www.atmel.com/avr.

3.2 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.4 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.



4. Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|------------------|----------------------|-------|-------|-------|-------|-------|-------|-------|-------|----------|
| (0xFF) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xFE) | Reserved | | | | | | | | | |
| (0xFD) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xFC) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xFB) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xFA) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF9) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF8) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xF7) | Reserved | - | - | _ | _ | _ | - | _ | _ | |
| (0xF6) | Reserved | - | - | - | _ | _ | - | - | _ | |
| (0xF5) | Reserved | - | - | _ | _ | _ | - | _ | _ | |
| (0xF4) | Reserved | - | - | _ | - | _ | - | _ | - | |
| (0xF3) | Reserved | - | - | - | - | _ | - | _ | - | |
| (0xF2) | Reserved | - | - | - | - | - | - | - | - | |
| (0xF1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xF0) | Reserved | - | - | - | - | - | - | - | - | |
| (0xEF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xEE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xED) | Reserved | - | - | - | - | - | - | - | - | |
| (0xEC) | Reserved | - | - | | - | - | - | - | - | |
| (0xEB) | Reserved | - | = | = | = | = | - | - | = | |
| (0xEA) | Reserved | - | = | - | - | - | - | = | - | <u> </u> |
| (0xE9) | Reserved | - | - | _ | = | = | _ | - | _ | |
| (0xE8) | Reserved | - | = | = | = | = | - | - | = | |
| (0xE7) | Reserved | - | - | _ | = | = | _ | - | _ | |
| (0xE6) | Reserved | - | - | - | - | - | - | _ | - | |
| (0xE5) | Reserved | - | _ | _ | _ | _ | _ | _ | _ | |
| (0xE4) | Reserved | - | - | - | - | - | - | _ | - | |
| (0xE3) | Reserved | - | - | - | _ | - | - | - | - | |
| (0xE2) | Reserved | - | - | - | - | _ | - | _ | - | |
| (0xE1) | Reserved | - | - | - | _ | - | - | - | - | |
| (0xE0) | Reserved | - | - | - | - | _ | - | - | - | |
| (0xDF) | Reserved | - | - | - | _ | - | - | - | _ | |
| (0xDE) | Reserved | - | - | _ | - | - | - | - | - | |
| (0xDD) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDC) | Reserved | - | - | - | _ | _ | - | | - | |
| (0xDB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDA) | Reserved | _ | - | _ | _ | _ | - | _ | _ | |
| (0xD9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD8) | Reserved | _ | _ | _ | - | _ | _ | _ | - | |
| (0xD7) | Reserved | _ | - | _ | _ | _ | - | _ | _ | |
| (0xD6) | Reserved | _ | - | - | _ | _ | - | = | _ | |
| (0xD5) | Reserved | _ | - | - | _ | _ | - | _ | - | |
| (0xD4) (0xD3) | Reserved Reserved | - | _ | _ | - | _ | _ | _ | - | |
| (0xD3) | | _ | | _ | | _ | | | | |
| (0xD2) | Reserved Reserved | _ | _ | _ | _ | | _ | | | |
| (0xD1) | Reserved | _ | | | | | | | | |
| (0xD0) | Reserved | _ | _ | _ | | _ | - | _ | | |
| (0xCF) | Reserved | _ | | | | | | | | |
| (0xCE) | Reserved | _ | _ | _ | | _ | _ | | | |
| (0xCC) | Reserved | _ | _ | _ | _ | _ | _ | | _ | |
| (0xCB) | Reserved | _ | _ | _ | _ | _ | _ | | _ | |
| (0xCA) | Reserved | _ | _ | _ | _ | _ | _ | | _ | |
| (0xC9) | Reserved | _ | _ | _ | | _ | _ | | _ | |
| (0xC8) | Reserved | _ | _ | _ | _ | _ | _ | | _ | |
| (0xC7) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC6) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC5) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC4) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC3) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC2) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xC1) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| | ,,,,,,,,, | | | | | | | | | |
| (0xC0) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|------------------|----------------------|--------|--------|----------|-----------------------|--------------------|-------|-------------|----------|------|
| (0xBE) | TWHSR | - | - | _ | - | - | - | _ | TWHS | 154 |
| (0xBD) | TWAMR | TWAM6 | TWAM5 | TWAM4 | TWAM3 | TWAM2 | TWAM1 | TWAM0 | - | 154 |
| (0xBC) | TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | _ | TWIE | 151 |
| (0xBB) | TWDR | | - | • | 2-wire Serial Inte | rface Data Registe | er | • | | 153 |
| (0xBA) | TWAR | TWA6 | TWA5 | TWA4 | TWA3 | TWA2 | TWA1 | TWA0 | TWGCE | 153 |
| (0xB9) | TWSR | TWS7 | TWS6 | TWS5 | TWS4 | TWS3 | - | TWPS1 | TWPS0 | 152 |
| (0xB8) | TWBR | | | | 2-wire Serial Interfa | ace Bit Rate Regis | ster | | | 151 |
| (0xB7) | Reserved | _ | - | _ | - | - | - | _ | - | |
| (0xB6) | Reserved | - | - | - | - | - | - | _ | - | |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB3) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB2) | Reserved | _ | - | _ | - | - | _ | _ | - | |
| (0xB1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB0) | Reserved | _ | - | _ | - | - | - | _ | - | |
| (0xAF) | Reserved | _ | _ | _ | _ | - | _ | _ | - | |
| (0xAE) | Reserved | _ | - | _ | _ | _ | _ | _ | _ | |
| (0xAD) | Reserved | _ | _ | _ | _ | | _ | _ | _ | - |
| (0xAC) (0xAB) | Reserved Reserved | | _ | | _ | _ | _ | _ | _ | |
| (0xAB) | Reserved | _ | | _ | _ | _ | _ | _ | _ | |
| (0xAA) (0xA9) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xA3) (0xA8) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xA0) (0xA7) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xA6) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xA5) | Reserved | _ | _ | _ | _ | _ | _ | _ | - | |
| (0xA4) | Reserved | _ | - | _ | - | - | - | _ | - | |
| (0xA3) | Reserved | _ | - | _ | _ | - | _ | _ | - | |
| (0xA2) | Reserved | _ | - | _ | _ | _ | - | _ | - | |
| (0xA1) | Reserved | _ | - | _ | _ | _ | _ | _ | - | |
| (0xA0) | Reserved | - | - | - | - | - | - | _ | - | |
| (0x9F) | Reserved | - | - | - | - | - | - | _ | - | |
| (0x9E) | Reserved | - | - | _ | - | - | - | _ | - | |
| (0x9D) | Reserved | _ | - | _ | _ | - | - | _ | - | |
| (0x9C) | Reserved | - | - | _ | - | - | - | _ | - | |
| (0x9B) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9A) | Reserved | - | - | - | - | - | - | - | - | |
| (0x99) | Reserved | - | - | _ | - | _ | - | _ | - | |
| (0x98) | Reserved | - | - | - | - | - | - | - | - | |
| (0x97) | Reserved | _ | - | - | - | - | - | - | - | |
| (0x96) | Reserved | - | - | - | - | - | - | - | - | |
| (0x95) | Reserved | _ | _ | _ | _ | _ | _ | _ | - | |
| (0x94) | Reserved | _ | _ | - | - | - | - | _ | - | |
| (0x93) | Reserved | - | - | - | - | - | - | - | - | |
| (0x92) | Reserved | _ | _ | _ | - | - | _ | _ | - | |
| (0x91) | Reserved | _ | - | - | _ | - | _ | - | _ | |
| (0x90) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x8F) | Reserved Reserved | | _ | _ | _ | _ | _ | _ | _ | |
| (0x8E) (0x8D) | Reserved | | _ | _ | _ | _ | _ | _ | _ | |
| (0x8D) (0x8C) | Reserved | _ | _ | _ | _ | - | _ | _ | _ | |
| (0x8B) | OCR1BH | | _ | | unter1 — Output C | | | _ | _ | 109 |
| (0x8A) | OCR1BL | | | | unter1 — Output 0 | | | | | 109 |
| (0x8A) (0x89) | OCR1AH | | | | unter1 — Output C | | | | + | 109 |
| (0x89) (0x88) | OCR1AL | | | | unter1 — Output 0 | | | | + | 109 |
| (0x87) | ICR1H | | | | Counter1 - Input | | | | + | 109 |
| (0x87) | ICR1L | | | | Counter1 - Input | | - | | | 109 |
| (0x85) | TCNT1H | | | | er/Counter1 — Co | | | | | 108 |
| (0x84) | TCNT1L | | | | er/Counter1 — Co | | | | | 108 |
| (0x83) | Reserved | _ | - | - | - | | - | _ | - | |
| (0x82) | TCCR1C | FOC1A | FOC1B | - | - | - | - | _ | - | 108 |
| | TCCR1B | ICNC1 | ICES1 | _ | WGM13 | WGM12 | CS12 | CS11 | CS10 | 107 |
| (0x81) | | | | | | | - | WGM11 | WGM10 | 105 |
| (0x81) (0x80) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | _ | | V C IVI I I | VVGIVITO | 105 |
| | TCCR1A DIDR1 | COM1A1 | COM1A0 | - COM1B1 | - COM1B0 | - | - | AIN1D | AINOD | 157 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|----------|---------|---------|---------|-------------------|-------------------|---------|---------|-----------|------|
| (0x7C) | ADMUX | _ | REFS0 | ADLAR | _ | MUX3 | MUX2 | MUX1 | MUX0 | 170 |
| (0x7B) | ADCSRB | _ | ACME | _ | _ | _ | ADTS2 | ADTS1 | ADTS0 | 173 |
| (0x7A) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 171 |
| (0x79) | ADCH | | | | | gister High byte | | | | 173 |
| (0x78) | ADCL | | | | | gister Low byte | | | | 173 |
| (0x77) | Reserved | - | - | _ | _ | _ | _ | _ | - | - |
| (0x76) | Reserved | - | - | - | = | _ | - | - | - | |
| (0x75) | Reserved | _ | - | _ | _ | _ | _ | _ | - | |
| (0x74) | Reserved | - | - | _ | _ | _ | - | _ | - | |
| (0x73) | Reserved | - | - | _ | _ | _ | - | _ | - | |
| (0x72) | Reserved | - | - | _ | _ | _ | - | _ | - | |
| (0x71) | Reserved | - | - | - | _ | - | - | - | - | |
| (0x70) | Reserved | - | - | - | _ | - | - | - | - | |
| (0x6F) | TIMSK1 | - | - | ICIE1 | - | - | OCIE1B | OCIE1A | TOIE1 | 109 |
| (0x6E) | TIMSK0 | - | - | - | _ | - | OCIE0B | OCIE0A | TOIE0 | 82 |
| (0x6D) | PCMSK2 | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | 54 |
| (0x6C) | PCMSK1 | PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | 54 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | 54 |
| (0x6A) | PCMSK3 | - | - | - | - | PCINT27 | PCINT26 | PCINT25 | PCINT24 | 54 |
| (0x69) | EICRA | _ | _ | _ | - | ISC11 | ISC10 | ISC01 | ISC00 | 50 |
| (0x68) | PCICR | - | _ | _ | _ | PCIE3 | PCIE2 | PCIE1 | PCIE0 | 52 |
| (0x67) | Reserved | - | - | - | - | _ | _ | _ | - | |
| (0x66) | OSCCAL | | | | Oscillator Cali | bration Register | | | | 31 |
| (0x65) | Reserved | - | - | _ | - | - | - | _ | - | |
| (0x64) | PRR | PRTWI | - | PRTIM0 | - | PRTIM1 | PRSPI | - | PRADC | 37 |
| (0x63) | Reserved | - | - | - | _ | _ | - | - | - | |
| (0x62) | Reserved | - | - | - | _ | - | - | - | - | |
| (0x61) | CLKPR | CLKPCE | - | - | _ | CLKPS3 | CLKPS2 | CLKPS1 | CLKPS0 | 31 |
| (0x60) | WDTCSR | WDIF | WDIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | 44 |
| 0x3F (0x5F) | SREG | I | Т | Н | S | V | N | Z | С | 9 |
| 0x3E (0x5E) | Reserved | - | - | - | _ | _ | - | - | - | |
| 0x3D (0x5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 12 |
| 0x3C (0x5C) | Reserved | - | _ | - | = | = | - | - | _ | |
| 0x3B (0x5B) | Reserved | - | - | - | = | = | - | - | = | |
| 0x3A (0x5A) | Reserved | - | _ | - | = | = | - | - | _ | |
| 0x39 (0x59) | Reserved | - | _ | - | = | = | - | - | _ | |
| 0x38 (0x58) | Reserved | - | _ | _ | _ | _ | - | _ | _ | |
| 0x37 (0x57) | SPMCSR | _ | RWWSB | _ | CTPB | RFLB | PGWRT | PGERS | SELFPRGEN | 182 |
| 0x36 (0x56) | Reserved | _ | | | | - | - | _ | - | |
| 0x35 (0x55) | MCUCR | - | BPDS | BPDSE | PUD | - | - | - | - | |
| 0x34 (0x54) | MCUSR | - | - | - | - | WDRF | BORF | EXTRF | PORF | 44 |
| 0x33 (0x53) | SMCR | _ | - | _ | - | - | SM1 | SM0 | SE | 36 |
| 0x32 (0x52) | Reserved | _ | - | _ | - | - | - | - | - | |
| 0x31 (0x51) | DWDR | | • | | • | Data Register | | | | 176 |
| 0x30 (0x50) | ACSR | ACD | ACBG | ACO | | ACIE | ACIC | ACIS1 | ACIS0 | 156 |
| 0x2F (0x4F) | Reserved | - | - | _ | - | - | - | - | - | |
| 0x2E (0x4E) | SPDR | | 1 | | SPI Dat | a Register | | | | 123 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | _ | _ | _ | - | - | SPI2X | 122 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 121 |
| 0x2B (0x4B) | GPIOR2 | | | | General Purpo | se I/O Register 2 | | | | 24 |
| 0x2A (0x4A) | GPIOR1 | | | | | se I/O Register 1 | | | | 24 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - | |
| 0x28 (0x48) | OCR0B | | | Ti | mer/Counter0 Outp | ut Compare Regis | ster B | | | 82 |
| 0x27 (0x47) | OCR0A | | | Ti | mer/Counter0 Outp | ut Compare Regis | ster A | | | 81 |
| 0x26 (0x46) | TCNT0 | | | | Timer/Cou | ınter0 (8-bit) | T | T | | 81 |
| 0x25 (0x45) | TCCR0A | - | - | - | - | CTC0 | CS02 | CS01 | CS00 | 80 |
| 0x24 (0x44) | Reserved | - | - | - | - | - | - | - | - | |
| 0x23 (0x43) | GTCCR | TSM | - | - | - | - | - | - | PSRSYNC | 113 |
| 0x22 (0x42) | Reserved | - | - | _ | - | - | - | _ | - | |
| 0x21 (0x41) | EEARL | | | | EEPROM Address | s Register Low By | te | | | 22 |
| 0x20 (0x40) | EEDR | | | | EEPROM [| Data Register | | · | | 22 |
| 0x1F (0x3F) | EECR | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | 22 |
| 0x1E (0x3E) | GPIOR0 | | | | General Purpo | se I/O Register 0 | | | | 24 |
| - (/ | | _ | _ | _ | | _ | _ | INT1 | INT0 | 51 |
| 0x1D (0x3D) | EIMSK | | | | | | | | | |
| | EIMSK | _ | - | - | - | - | - | INTF1 | INTF0 | 51 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|----------|--------|--------|--------|--------|--------|--------|--------|--------|------|
| 0x1A (0x3A) | Reserved | - | _ | - | - | - | - | - | _ | |
| 0x19 (0x39) | Reserved | - | - | - | - | - | - | - | - | |
| 0x18 (0x38) | Reserved | - | - | - | - | - | - | - | - | |
| 0x17 (0x37) | Reserved | - | _ | _ | - | - | - | - | _ | |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | 110 |
| 0x15 (0x35) | TIFR0 | - | _ | - | - | - | OCF0B | OCF0A | TOV0 | 82 |
| 0x14 (0x34) | Reserved | - | _ | _ | - | - | - | - | _ | |
| 0x13 (0x33) | Reserved | - | - | - | - | - | - | - | - | |
| 0x12 (0x32) | PORTCR | BBMD | BBMC | BBMB | BBMA | PUDD | PUDC | PUDB | PUDA | 72 |
| 0x11 (0x31) | Reserved | - | _ | - | - | - | - | - | - | |
| 0x10 (0x30) | Reserved | - | - | - | - | - | - | - | - | |
| 0x0F (0x2F) | Reserved | - | - | - | - | - | - | - | - | |
| 0x0E (0x2E) | PORTA | - | _ | - | - | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 74 |
| 0x0D (0x2D) | DDRA | - | - | - | - | DDA3 | DDA2 | DDA1 | DDA0 | 74 |
| 0x0C (0x2C) | PINA | - | _ | - | - | PINA3 | PINA2 | PINA1 | PINA0 | 74 |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 74 |
| 0x0A (0x2A) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 74 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 74 |
| 0x08 (0x28) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 73 |
| 0x07 (0x27) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 73 |
| 0x06 (0x26) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 74 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 73 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 73 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 73 |
| 0x02 (0x22) | Reserved | - | - | - | - | - | - | - | - | |
| 0x01 (0x21) | Reserved | _ | _ | - | - | - | - | _ | _ | |
| 0x00 (0x20) | Reserved | - | - | - | - | - | - | - | - | |

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATtiny48/88 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



5. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|------------------|-------------------|--|--|----------------|------------|
| ARITHMETIC AND L | OGIC INSTRUCTIONS | 3 | - | _ | l |
| ADD | Rd, Rr | Add two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $Rd \leftarrow Rd - Rr$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \leftarrow Rd \bullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | Rd ← Rd v Rr | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | Rd ← Rd ⊕ Rr | Z,N,V | 1 |
| COM | Rd | One's Complement | Rd ← 0xFF – Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← 0x00 - Rd | Z,C,N,V,H | 1 |
| SBR CBR | Rd,K Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (0xFF - K)$ | Z,N,V Z,N,V | 1 |
| INC | Rd. | Clear Bit(s) in Register Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | Rd ← Rd • Rd | Z,N,V | 1 |
| CLR | Rd | Clear Register | Rd ← Rd ⊕ Rd | Z,N,V | 1 |
| SER | Rd | Set Register | $Rd \leftarrow 0xFF$ | None | 1 |
| BRANCH INSTRUCT | | Oct Register | Tra Contr | TTOTIC | |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | | Indirect Jump to (Z) | PC ← Z | None | 2 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | ı | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC ← PC + 2 or 3 | None | 1/2/3 |
| СР | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if (Rr(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if (P(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if (P(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z = 1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if (Z = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | if (N = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRGE BRLT | k k | Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed | if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1 if $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1 | None None | 1/2 1/2 |
| BRHS | k | Branch if Less Than Zero, Signed Branch if Half Carry Flag Set | if (H = 1) then PC \leftarrow PC + k + 1 if (H = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if (T = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if $(T = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if (V = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if (I = 1) then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if (I = 0) then PC ← PC + k + 1 | None | 1/2 |
| BIT AND BIT-TEST | INSTRUCTIONS | | | | |
| SBI | P,b | Set Bit in I/O Register | I/O(P,b) ← 1 | None | 2 |
| CBI | P,b | Clear Bit in I/O Register | I/O(P,b) ← 0 | None | 2 |
| LSL | Rd | Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ | Z,C,N,V | 1 |
| | | | | | |



| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--|-------------------|---|--|--------------|---------|
| ASR | Rd | Arithmetic Shift Right | $Rd(n) \leftarrow Rd(n+1), n=06$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | Rd(30)←Rd(74),Rd(74)←Rd(30) | None | 1 |
| BSET | s | Flag Set | SREG(s) ← 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | $SREG(s) \leftarrow 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | $T \leftarrow Rr(b)$ | Т | 1 |
| BLD | Rd, b | Bit load from T to Register | $Rd(b) \leftarrow T$ | None | 1 |
| SEC | | Set Carry | C ← 1 | С | 1 |
| CLC | | Clear Carry | C ← 0 | С | 1 |
| SEN | | Set Negative Flag | N ← 1 | N | 1 |
| CLN | | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | | Global Interrupt Enable | I ← 1 | 1 | 1 |
| CLI | | Global Interrupt Disable | 1←0 | ı | 1 |
| SES | | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S | 1 |
| SEV | | Set Twos Complement Overflow. | V ← 1 | V | 1 |
| CLV | | Clear Twos Complement Overflow | V ← 0 | V | 1 |
| SET | | Set T in SREG | T ← 1 | Т | 1 |
| CLT | | Clear T in SREG | T ← 0 | Т | 1 |
| SEH | | Set Half Carry Flag in SREG | H ← 1 | Н | 1 |
| CLH | | Clear Half Carry Flag in SREG | H ← 0 | Н | 1 |
| DATA TRANSFER | INSTRUCTIONS | | | • | • |
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | Rd+1:Rd ← Rr+1:Rr | None | 1 |
| LDI | Rd, K | Load Immediate | Rd ← K | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X - 1$, $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$ | None | 2 |
| LDD | Rd,Y+q | Load Indirect with Displacement | $Rd \leftarrow (Y + q)$ | None | 2 |
| LD | Rd, Z | Load Indirect | $Rd \leftarrow (Z)$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | Rd ← (k) | None | 2 |
| ST | X, Rr | Store Indirect | (X) ← Rr | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow Rr, X \leftarrow X + 1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X - 1, (X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | - Y, Rr | Store Indirect and Pre-Dec. | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ | None | 2 |
| STD | Y+q,Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| ST | Z, Rr | Store Indirect | (Z) ← Rr | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$ | None | 2 |
| STD | Z+q,Rr | Store Indirect with Displacement | (Z + q) ← Rr | None | 2 |
| STS | k, Rr | Store Direct to SRAM | (k) ← Rr | None | 2 |
| LPM | | Load Program Memory | R0 ← (Z) | None | 3 |
| LPM | Rd, Z | Load Program Memory | Rd ← (Z) | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 3 |
| | , | Store Program Memory | (Z) ← R1:R0 | None | - |
| | 1010 | In Port | Rd ← P | None | 1 |
| SPM | I Ra. P | | P ← Rr | None | 1 |
| SPM IN | Rd, P P. Rr | Out Port | | | |
| SPM IN OUT | P, Rr | Out Port Push Register on Stack | | | |
| SPM IN OUT PUSH | P, Rr Rr | Push Register on Stack | STACK ← Rr | None | 2 |
| SPM IN OUT PUSH POP | P, Rr Rr Rd | | | | |
| SPM IN OUT PUSH POP MCU CONTROL IN | P, Rr Rr Rd | Push Register on Stack Pop Register from Stack | STACK ← Rr | None None | 2 2 |
| SPM IN OUT PUSH POP MCU CONTROL IN NOP | P, Rr Rr Rd | Push Register on Stack Pop Register from Stack No Operation | STACK ← Rr Rd ← STACK | None None | 2 2 |
| SPM IN OUT PUSH POP MCU CONTROL IN | P, Rr Rr Rd | Push Register on Stack Pop Register from Stack | STACK ← Rr | None None | 2 2 |



6. Ordering Information

6.1 ATtiny48

| Speed (MHz) | Power Supply | Ordering Code | Package ⁽¹⁾ | Operational Range |
|-------------------|--------------|---------------|------------------------|-------------------|
| | | ATtiny48-AU | 32A | |
| | 1.8 – 5.5 | ATtiny48-MMU | 28M1 | la direttial |
| 12 ⁽³⁾ | | ATtiny48-MMH | 28M1 | Industrial |
| | | ATtiny48-MU | 32M1-A | (-40°C to 85°C) |
| | | ATtiny48-PU | 28P3 | |

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. Maximum frequency. See Figure 21-1 on page 203.

| | Package Type | | | | | | |
|--------|---|--|--|--|--|--|--|
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) | | | | | | |
| 28M1 | 28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | | | | |
| 32M1-A | 32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | | | | |
| 28P3 | 28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) | | | | | | |



6.2 ATtiny88

| Speed (MHz) | Power Supply | Ordering Code | Package ⁽¹⁾ | Operational Range |
|-------------------|--------------|---|---------------------------------------|-------------------------------|
| 12 ⁽³⁾ | 1.8 — 5.5 | ATtiny88-AU ATtiny88-MMU ATtiny88-MMH ATtiny88-MU ATtiny88-PU | 32A 28M1 28M1 32M1-A 28P3 | Industrial (-40°C to 85°C) |

Note:


- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. Maximum frequency. See Figure 21-1 on page 203.

| | Package Type | | | | | | |
|--------|---|--|--|--|--|--|--|
| 32A | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) | | | | | | |
| 28M1 | 28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | | | | |
| 32M1-A | 32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | | | | |
| 28P3 | 28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) | | | | | | |



7. Packaging Information

7.1 32A



COMMON DIMENSIONS

(Unit of Measure = mm)

| | ` | | | |
|--------|------|----------|------|--------|
| SYMBOL | MIN | NOM | MAX | NOTE |
| Α | _ | _ | 1.20 | |
| A1 | 0.05 | _ | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 8.75 | 9.00 | 9.25 | |
| D1 | 6.90 | 7.00 | 7.10 | Note 2 |
| E | 8.75 | 9.00 | 9.25 | |
| E1 | 6.90 | 7.00 | 7.10 | Note 2 |
| В | 0.30 | _ | 0.45 | |
| С | 0.09 | _ | 0.20 | |
| L | 0.45 | _ | 0.75 | |
| е | | 0.80 TYP | | |

Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.


10/5/2001

| OCCE Contract Devilence | TITLE | DRAWING NO. | REV. |
|--|--|-------------|------|
| 2325 Orchard Parkway San Jose, CA 95131 | 32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | 32A | В |




7.2 28M1





Note: The terminal #1 ID is a Laser-marked Feature.



COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|------|------|------|
| Α | 0.80 | 0.90 | 1.00 | |
| A1 | 0.00 | 0.02 | 0.05 | |
| b | 0.17 | 0.22 | 0.27 | |
| С | 0.20 REF | | | |
| D | 3.95 | 4.00 | 4.05 | |
| D2 | 2.35 | 2.40 | 2.45 | |
| Е | 3.95 | 4.00 | 4.05 | |
| E2 | 2.35 | 2.40 | 2.45 | |
| е | 0.45 | | | |
| L | 0.35 | 0.40 | 0.45 | |
| у | 0.00 | _ | 0.08 | |
| К | 0.20 | _ | _ | |

10/24/08





| TITLE |
|--|
| 28M1 , 28-pad, 4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, |
| 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced |
| Plastic Very Thin Quad Flat No Lead Package (VQFN) |


| GPC | DRAWING NO. | REV. |
|-----|-------------|------|
| ZBV | 28M1 | В |



7.3 28P3







1. Dimensions D and E1 do not include mold Flash or Protrusion. Note: Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-----|--------|--------|
| Α | _ | _ | 4.5724 | |
| A1 | 0.508 | _ | _ | |
| D | 34.544 | _ | 34.798 | Note 1 |
| E | 7.620 | _ | 8.255 | |
| E1 | 7.112 | _ | 7.493 | Note 1 |
| В | 0.381 | _ | 0.533 | |
| B1 | 1.143 | _ | 1.397 | |
| B2 | 0.762 | _ | 1.143 | |
| L | 3.175 | _ | 3.429 | |
| С | 0.203 | _ | 0.356 | |
| eВ | _ | _ | 10.160 | |
| е | 2.540 TYP | | | |


09/28/01

2325 Orchard Parkway San Jose, CA 95131

TITLE **28P3**, 28-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 28P3 В



7.4 32M1-A



Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2.

BOTTOM VIEW

| OTHIBOL | | | | |
|---------|----------|----------|-----------------|--|
| Α | 0.80 | 0.90 | 1.00 | |
| A1 | _ | 0.02 | 0.05 | |
| A2 | _ | 0.65 | 1.00 | |
| A3 | | 0.20 REF | | |
| b | 0.18 | 0.23 | 0.30 | |
| D | 4.90 | 5.00 | 5.10 | |
| D1 | 4.70 | 4.75 | 4.80 | |
| D2 | 2.95 | 3.10 | 3.25 | |
| E | 4.90 | 5.00 | 5.10 | |
| E1 | 4.70 | 4.75 | 4.80 | |
| E2 | 2.95 | 3.10 | 3.25 | |
| е | 0.50 BSC | | | |
| L | 0.30 | 0.40 | 0.50 | |
| Р | _ | _ | 0.60 | |
| θ | _ | _ | 12 ⁰ | |
| K | 0.20 | _ | - | |

5/25/06

| | TITLE | DRAWING NO. | REV. |
|----------------|--|-------------|------|
| San Jose, CA 9 | 32M1-A, 32-pad, 5 x 5 x 1.0 mm Body, Lead Pitch 0.50 mm, 3.10 mm Exposed Pad, Micro Lead Frame Package (MLF) | 32M1-A | E |



8. Errata

8.1 ATtiny48

8.1.1 Rev. C

No known errata.

8.1.2 Rev. B

Not sampled.

8.1.3 Rev. A

Not sampled.



| 8.2 | ATtiny88 | |
|-------|----------|------------------|
| 8.2.1 | Rev. C | No known errata. |
| 8.2.2 | Rev. B | No known errata. |
| 8.2.3 | Rev. A | Not sampled. |



9. Datasheet Revision History

Please note that page references in this section refer to the current revision of this document.

9.1 Rev. 8008C - 03/09

- 1. Updated sections:
 - "Features" on page 1
 - "Reset and Interrupt Handling" on page 13
 - "EECR EEPROM Control Register" on page 22
 - "Features" on page 124
 - "Bit Rate Generator Unit" on page 130
 - "TWBR TWI Bit Rate Register" on page 151
 - "TWHSR TWI High Speed Register" on page 154
 - "Analog Comparator" on page 155
 - "Overview" on page 158
 - "Operation" on page 159
 - "Starting a Conversion" on page 160
 - "Programming the Lock Bits" on page 195
 - "Absolute Maximum Ratings*" on page 201
 - "DC Characteristics" on page 201
 - "Speed Grades" on page 203
 - "Register Summary" on page 8
- 2. Added sections
 - "High-Speed Two-Wire Interface Clock clk_{TWIHS}" on page 26
 - "Analog Comparator Characteristics" on page 205
- 3. Updated Figure 6-1 on page 25.
- 4. Updated order codes on page 14 and page 15 to reflect changes in leadframe composition.

9.2 Rev. 8008B - 06/08

- 1. Updated introduction of "I/O-Ports" on page 55.
- 2. Updated "DC Characteristics" on page 201.
- 3. Added "Typical Charateristics" on page 215.

9.3 Rev. 8008A - 06/08

1. Initial revision.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.