

# 512K x 24 Static RAM

## Features

- **High speed**  
—  $t_{AA} = 8 \text{ ns}$
- **Low active power**  
— 1080 mW (max.)
- **Operating voltages of  $3.3 \pm 0.3\text{V}$**
- **2.0V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with  $\overline{CE}_0$ ,  $\overline{CE}_1$  and  $\overline{CE}_2$  features**
- **Available in non Pb-free 119 ball PBGA.**

## Functional Description

The CY7C1012AV33 is a high-performance CMOS static RAM organized as 512K words by 24 bits. Each data byte is separately controlled by the individual chip selects ( $\overline{CE}_0$ ,  $\overline{CE}_1$ ,  $\overline{CE}_2$ ).  $\overline{CE}_0$  controls the data on the  $I/O_0$ – $I/O_7$ , while  $\overline{CE}_1$  controls the data on  $I/O_8$ – $I/O_{15}$ , and  $\overline{CE}_2$  controls the data on the data pins  $I/O_{16}$ – $I/O_{23}$ . This device has an automatic

power-down feature that significantly reduces power consumption when deselected.


Writing the data bytes into the SRAM is accomplished when the chip select controlling that byte is LOW and the write enable input ( $\overline{WE}$ ) input is LOW. Data on the respective input/output (I/O) pins is then written into the location specified on the address pins ( $A_0$ – $A_{18}$ ). Asserting all of the chip selects LOW and write enable LOW will write all 24 bits of data into the SRAM. Output enable ( $\overline{OE}$ ) is ignored while in WRITE mode.

Data bytes can also be individually read from the device. Reading a byte is accomplished when the chip select controlling that byte is LOW and write enable ( $\overline{WE}$ ) HIGH while output enable ( $\overline{OE}$ ) remains LOW. Under these conditions, the contents of the memory location specified on the address pins will appear on the specified data input/output (I/O) pins. Asserting all the chip selects LOW will read all 24 bits of data from the SRAM.

The 24 I/O pins ( $I/O_0$ – $I/O_{23}$ ) are placed in a high-impedance state when all the chip selects are HIGH or when the output enable ( $\overline{OE}$ ) is HIGH during a READ mode. For further details, refer to the truth table of this data sheet.

The CY7C1012AV33 is available in a standard 119-ball PBGA.

## Functional Block Diagram



## Selection Guide

		-8	-10	Unit
Maximum Access Time		8	10	ns
Maximum Operating Current	Commercial	300	275	mA
	Industrial	300	275	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

**Pin Configurations<sup>[1, 2]</sup>**
**119 PBGA  
Top View**

	1	2	3	4	5	6	7
<b>A</b>	NC	A	A	A	A	A	NC
<b>B</b>	NC	A	A	$\overline{CE}_0$	A	A	NC
<b>C</b>	I/O <sub>12</sub>	NC	$\overline{CE}_1$	NC	$\overline{CE}_2$	NC	I/O <sub>0</sub>
<b>D</b>	I/O <sub>13</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>1</sub>
<b>E</b>	I/O <sub>14</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>2</sub>
<b>F</b>	I/O <sub>15</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
<b>G</b>	I/O <sub>16</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
<b>H</b>	I/O <sub>17</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
<b>J</b>	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	DNU
<b>K</b>	I/O <sub>18</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>6</sub>
<b>L</b>	I/O <sub>19</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>7</sub>
<b>M</b>	I/O <sub>20</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
<b>N</b>	I/O <sub>21</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>9</sub>
<b>P</b>	I/O <sub>22</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
<b>R</b>	I/O <sub>23</sub>	A	NC	NC	NC	A	I/O <sub>11</sub>
<b>T</b>	NC	A	A	$\overline{WE}$	A	A	NC
<b>U</b>	NC	A	A	$\overline{OE}$	A	A	NC

**Notes:**

1. NC pins are not connected on the die.
2. DNU pins have to be left floating or tied to VSS to ensure proper application.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied ..... -55°C to +125°C  
 Supply Voltage on  $V_{CC}$  to Relative GND<sup>[3]</sup> .... -0.5V to +4.6V  
 DC Voltage Applied to Outputs in High-Z State<sup>[3]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage<sup>[3]</sup> ..... -0.5V to  $V_{CC} + 0.5V$   
 Current into Outputs (LOW) ..... 20 mA

**Operating Range**




Range	Ambient Temperature	$V_{CC}$
Commercial	0°C to +70°C	3.3V ± 0.3V
Industrial	-40°C to +85°C	

**DC Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions <sup>[4]</sup>	-8		-10		Unit
			Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
$V_{IL}$ <sup>[3]</sup>	Input LOW Voltage		-0.3	0.8	-0.3	0.8	V
$I_{IX}$	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	µA
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled	-1	+1	-1	+1	µA
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}$	Commercial	300		275	mA
			Industrial	300		275	mA
$I_{SB1}$	Automatic CE Power-down Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$		100		100	mA
$I_{SB2}$	Automatic CE Power-down Current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ , or $V_{IN} \leq 0.3V$ , $f = 0$	Commercial /Industrial	50		50	mA

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = 3.3V$	8	pF
$C_{OUT}$	I/O Capacitance		10	pF

**AC Test Loads and Waveforms<sup>[6]</sup>**

**Notes:**




- $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- CE refers to a combination of  $CE_0$ ,  $CE_1$ , and  $CE_2$ . CE is active LOW when all three of these signals are active LOW at the same time.
- Tested initially and after any design or process changes that may affect these parameters.

**AC Switching Characteristics** Over the Operating Range<sup>[7]</sup>

Parameter	Description	-8		-10		Unit
		Min.	Max.	Min.	Max.	
<b>Read Cycle</b>						
$t_{power}^{[8]}$	$V_{CC}$ (typical) to the first access	1		1		ms
$t_{RC}$	Read Cycle Time	8		10		ns
$t_{AA}$	Address to Data Valid		8		10	ns
$t_{OHA}$	Data Hold from Address Change	3		3		ns
$t_{ACE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ LOW to Data Valid		8		10	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		5		5	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low-Z <sup>[9]</sup>	1		1		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[9]</sup>		5		5	ns
$t_{LZCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ LOW to Low-Z <sup>[9]</sup>	3		3		ns
$t_{HZCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ HIGH to High-Z <sup>[9]</sup>		5		5	ns
$t_{PU}$	$\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ LOW to Power-up <sup>[10]</sup>	0		0		ns
$t_{PD}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ HIGH to Power-down <sup>[10]</sup>		8		10	ns
$t_{DBE}$	Byte Enable to Data Valid		5		5	ns
$t_{LZBE}$	Byte Enable to Low-Z <sup>[9]</sup>	1		1		ns
$t_{HZBE}$	Byte Disable to High-Z <sup>[9]</sup>		5		5	ns
<b>Write Cycle<sup>[11, 12]</sup></b>						
$t_{WC}$	Write Cycle Time	8		10		ns
$t_{SCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ LOW to Write End	6		7		ns
$t_{AW}$	Address Set-up to Write End	6		7		ns
$t_{HA}$	Address Hold from Write End	0		0		ns
$t_{SA}$	Address Set-up to Write Start	0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	6		7		ns
$t_{SD}$	Data Set-up to Write End	5		5.5		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[9]</sup>	3		3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[9]</sup>		5		5	ns
$t_{BW}$	Byte Enable to End of Write	6		7		ns

**Notes:**


- Valid SRAM operation does not occur until the power supplies have reached the minimum operating  $V_{DD}$  (3.0V). As soon as 1 ms ( $T_{power}$ ) after reaching the minimum operating  $V_{DD}$ , normal SRAM operation can begin including reduction in  $V_{DD}$  to the data retention ( $V_{CCDR}$ , 2.0V) voltage.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and transmission line loads. Test conditions for the read cycle use output loading as shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally.  $t_{power}$  time has to be provided initially before a read/write operation is started.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ ,  $t_{HZBE}$ , and  $t_{LZOE}$ ,  $t_{LZCE}$ ,  $t_{LZWE}$ ,  $t_{LZBE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.

**Switching Waveforms**
**Read Cycle No. 1**<sup>[13, 14]</sup>

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)**<sup>[4, 14, 15]</sup>

**Write Cycle No. 1 ( $\overline{CE}$  Controlled)**<sup>[4, 16, 17]</sup>

**Notes:**


11. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW and  $\overline{WE}$  LOW. The chip enables must be active and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
12. The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
14.  $\overline{WE}$  is HIGH for read cycle.
15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[16, 17]</sup>



Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[4, 17]</sup>



Notes:

- 16. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 17. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.
- 18. During this period the I/Os are in the output state and input signals should not be applied.

**Truth Table**


$\overline{CE}_0$	$\overline{CE}_1$	$\overline{CE}_2$	$\overline{OE}$	$\overline{WE}$	I/O <sub>0</sub> –I/O <sub>23</sub>	Mode	Power
H	H	H	X	X	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	H	H	L	H	I/O <sub>0</sub> –I/O <sub>7</sub> Data Out	Read	Active (I <sub>CC</sub> )
H	L	H	L	H	I/O <sub>8</sub> –I/O <sub>15</sub> Data Out	Read	Active (I <sub>CC</sub> )
H	H	L	L	H	I/O <sub>16</sub> –I/O <sub>23</sub> Data Out	Read	Active (I <sub>CC</sub> )
L	L	L	L	H	Full Data Out	Read	Active (I <sub>CC</sub> )
L	H	H	X	L	I/O <sub>0</sub> –I/O <sub>7</sub> Data In	Write	Active (I <sub>CC</sub> )
H	L	H	X	L	I/O <sub>8</sub> –I/O <sub>15</sub> Data In	Write	Active (I <sub>CC</sub> )
H	H	L	X	L	I/O <sub>16</sub> –I/O <sub>23</sub> Data In	Write	Active (I <sub>CC</sub> )
L	L	L	X	L	Full Data In	Write	Active (I <sub>CC</sub> )
L	L	L	H	H	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
8	CY7C1012AV33-8BGC	51-85115	119-ball (14 x 22 x 2.4 mm) PBGA	Commercial
	CY7C1012AV33-8BGI			Industrial
10	CY7C1012AV33-10BGC			Commercial
	CY7C1012AV33-10BGI			Industrial

**Package Diagram**

**119-ball PBGA (14 x 22 x 2.4 mm) (51-85115)**



51-85115-B

All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

**Document Title: CY7C1012AV33 512K x 24 Static RAM**  
**Document Number: 38-05254**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113711	03/11/02	NSL	New Data Sheet
*A	117057	07/31/02	DFP	Removed 15-ns bin
*B	117988	09/03/02	DFP	Added 8-ns bin
*C	118992	09/19/02	DFP	Change Cin - input capacitance -from 6 pF to 8 pF Change Cout -output capacitance from 8 pF to 10 pF
*D	120382	11/15/02	DFP	Final data sheet. Added note 4 to "AC Test Loads and Waveforms"
*E	492137	See ECN	NXR	Removed 12 ns speed bin from product offering Included note #1 and 2 on page #2 Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated Ordering Information Table