

Absolute Maximum Ratings

Operating Temperature (Commercial)	0°C to 70°C
Storage Temperature	50°C to 125°C
Applied VCC Voltage with Respect to VSS	V _{SS} -0.3V to V _{SS} +6.0\
Applied Voltage on any Pin with Respect to VSS	V_{SS} = 0.3V to V_{CC} + 0.3V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=0°C to 70°C

C h a l	Damamatan	Test Conditions		N4:	T	Mari	1114
Symbol	Parameter	Vcc	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating Voltage		_	2.4	_	5.5	V
I _{CC1}	Operating Current	5V	Read at 100kHz	_	_	2	mA
I _{CC2}	Operating Current	5V	Write at 100kHz	_	_	5	mA
V _{IL}	Input Low Voltage	_	_	-1	_	0.3V _{CC}	V
V _{IH}	Input High Voltage	_	_	0.7V _{CC}	_	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	2.4V	I _{OL} =2.1mA	_	_	0.4	V
ILI	Input Leakage Current	5V	V _{IN} =0 or V _{CC}	_	_	1	μА
I _{LO}	Output Leakage Current	5V	V _{OUT} =0 or V _{CC}	_	_	1	μА
I _{STB1}	Standby Current	5V	V _{IN} =0 or V _{CC}	_	_	5	μА
I _{STB2}	Standby Current	2.4V	V _{IN} =0 or V _{CC}	_	_	4	μА
C _{IN}	Input Capacitance (See Note)	_	f=1MHz 25°C	_	_	6	pF
C _{OUT}	Output Capacitance (See Note)	_	f=1MHz 25°C	_	_	8	pF

Note: These parameters are periodically sampled but not 100% tested.

A.C. Characteristics

Ta=0°C to 70°C

Sumbal	Parameter	Remark	Standard Mode*		V _{CC} =5V±10%		Unit
Symbol	Parameter	Remark	Min.	Max.	Min.	Max.	Unit
f _{SK}	Clock Frequency	_	_	100	_	400	kHz
t _{HIGH}	Clock High Time	_	4000	_	600	_	ns
t _{LOW}	Clock Low Time	_	4700	_	1200	_	ns
t _R	SDA and SCL Rise Time	Note	_	1000	_	300	ns
t _F	SDA and SCL Fall Time	Note	_	300	_	300	ns
t _{HD:STA}	START Condition Hold Time	After this period, the first clock pulse is generated.	4000	_	600	_	ns
t _{SU:STA}	START Condition Setup Time	Only relevant for repeated START condition.	4000	_	600	_	ns
t _{HD:DAT}	Data Input Hold Time	_	0	_	0	_	ns
t _{SU:DAT}	Data Input Setup Time	_	200	_	100	_	ns
t _{SU:STO}	STOP Condition Setup Time	_	4000	_	600	_	ns
t _{AA}	Output Valid from Clock	_	_	3500	_	900	ns



Symbol	Parameter	Remark	Standard Mode*		V _{CC} =5V±10%		Unit
Symbol	raiailletei		Min.	Max.	Min.	Max.	Oilit
t _{BUF}	Bus Free Time	Time in which the bus must be free before a new trans- mission can start		_	1200	_	ns
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns
t _{WR}	Write Cycle Time	_	_	5	_	5	ms

Note: These parameters are periodically sampled but not 100% tested

For relative timing, refer to timing diagrams

Functional Description

· Serial clock (SCL)

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial data (SDA)

The SDA pin is bidirectional for serial data transfer. The pin is open drain driven and may be wired-OR with any number of other open drain or open collector devices.

A0. A1. A2

The A2, A1 and A0 pins are device address inputs that are hard wired or left not connected for hardware compatibility with HT24LC64. When the pins are hardwired, as many as eight 64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). These inputs must be tied to $V_{\rm CC}$ or $V_{\rm SS}$, to establish the device select code.

Write protect (WP)

The HT24LC64 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when the connection is grounded. When the write protect pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in the following table.

WP Pin Status	Protect Array
At V _{CC}	Full Array (64K)
At V _{SS} (floating)	Normal Read/Write Operations

Memory Organization

Internally organized with 8192 8-bit words, the 64K requires a 13-bit data word address for random word addressing.

Device Operations

Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

· Start condition


A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

• Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



Device Addressing

The 64K EEPROM devices require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The 64K EEPROM uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins.

 $^{^{\}ast}$ The standard mode means $V_{CC}\text{=}2.4V$ to 5.5V



The 8th bit device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.



Device Address

Write Operations

· Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write operation is completed (refer to Byte write timing).


Page write

The 64K EEPROM is capable of a 32-byte page write. A page write is initiated in the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Page write timing).


The data word address lower 5 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

· Acknowledge polling

To maximize bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.



Acknowledge Polling Flow





Write protect

The HT24LC64 has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24LC64 is used as a serial ROM.

· Read operations

The HT24LC64 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

· Current address read


The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address remains valid between operations as long as the chip power is maintained. The address will roll over during read from the last byte of the last memory page to the first byte of the first page. The address will roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but generates a following stop condition (refer to Current read timing).

· Random read


A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition (refer to Random read timing).

· Sequential read


Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller does not respond with a zero but generates a following stop condition.



Current Address Read Timing




Random Read Timing



Rev. 1.00 5 January 5, 2005



Timing Diagrams



Note: The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.



Package Information

8-pin DIP (300mil) Outline Dimensions








Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
Α	355	_	375	
В	240	_	260	
С	125	_	135	
D	125	_	145	
E	16	_	20	
F	50	_	70	
G	_	100	_	
Н	295	_	315	
I	335	_	375	
α	0°	_	15°	



8-pin SOP (150mil) Outline Dimensions








Cumhal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	228	_	244		
В	149	_	157		
С	14	_	20		
C'	189	_	197		
D	53	_	69		
E	_	50	_		
F	4	_	10		
G	22	_	28		
Н	4	_	12		
α	0°	_	10°		



Product Tape and Reel Specifications

Reel Dimensions




SOP 8N

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.15
T1	Space Between Flange	12.8+0.3 -0.2
T2	Reel Thickness	18.2±0.2



Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0+0.3 -0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.20±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	9.3



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031

Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.