## Serial EEPROM Series Standard EEPROM

## $I^{2} \mathrm{C}$ BUS EEPROM (2-Wire)

## BR24G512-3A

## General Description

BR24G512-3A is a serial EEPROM of $I^{2} C$ BUS Interface Method

## Features

- All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.7 V to 5.5 V single power source operation most suitable for battery use
■ 1.7 V to 5.5 V wide limit of operating voltage, possible 1 MHz operation
- Page Write Mode useful for initial value write at factory shipment
- Self-timed Programming Cycle

■ Low Current Consumption

- Prevention of Write Mistake
> Write (Write Protect) Function added
> Prevention of Write Mistake at Low Voltage
- More than 1 million write cycles
- More than 40 years data retention
- Noise filter built in SCL / SDA terminal
- Initial delivery state FFh

Packages $\mathrm{W}($ Typ $) \times \mathrm{D}($ Typ $) \times \mathrm{H}($ Max $)$


Figure 1.

## Page Write

| Number of <br> Pages | 128 Bytes |
| :---: | :---: |
| Product number | BR24G512-3A |

BR24G512-3A

| Capacity | $\begin{gathered} \text { Bit } \\ \text { Format } \end{gathered}$ | Type | Power Supply Voltage | Package |
| :---: | :---: | :---: | :---: | :---: |
| 512Kbit | $64 \mathrm{~K} \times 8$ | BR24G512-3A | 1.7 V to 5.5 V | DIP-T8 |
|  |  | BR24G512F-3A |  | SOP8 |
|  |  | BR24G512FJ-3A |  | SOP-J8 |
|  |  | BR24G512FVT-3A |  | TSSOP-B8 |

Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Rating | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | -0.3 to +6.5 | V |  |
| Power Dissipation | Pd | 0.45 (SOP8) | W | Derate by $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when operating above $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
|  |  | 0.45 (SOP-J8) |  | Derate by $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when operating above $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
|  |  | 0.33 (TSSOP-B8) |  | Derate by $3.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when operating above $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
|  |  | 0.80 (DIP-T8) |  | Derate by $8.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when operating above $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Input Voltage / Output Voltage | - | -0.3 to Vcc+1.0 | V | The Max value of Input voltage/Output voltage is not over 6.5V. When the pulse width is 50 ns or less, the Min value of Input voltage/Output voltage is not lower than -1.0 V . |
| Junction Temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ | Junction temperature at the storage condition |
| Electrostatic discharge voltage (human body model) | Vesd | -4000 to +4000 | V |  |

Memory Cell Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{Cc}=1.7 \mathrm{~V}$ to 5.5 V )

| Parameter | Limit |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |
| Write Cycles ${ }^{(1)}$ | $1,000,000$ | - | - | Times |
| Data Retention ${ }^{(1)}$ | 40 | - | - | Years |

(1) Not $100 \%$ TESTED

Recommended Operating Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power Source Voltage | Vcc | 1.7 to 5.5 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | 0 to Vcc |  |

DC Characteristics (Unless otherwise specified, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=1.7 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input High Voltage1 | $\mathrm{V}_{\mathrm{H} 1}$ | 0.7 Vcc | - | $\mathrm{Vcc}+1.0$ | V |  |
| Input Low Voltage1 | VIL1 | $-0.3^{(2)}$ | - | $+0.3 \mathrm{Vcc}$ | V |  |
| Output Low Voltage1 | Vol1 | - | - | 0.4 | V | $\begin{aligned} & \text { loL }=3.0 \mathrm{~mA}, \\ & 2.5 \mathrm{~V} \leqq \mathrm{Vcc} \leqq 5.5 \mathrm{~V}(\mathrm{SDA}) \end{aligned}$ |
| Output Low Voltage2 | Vol2 | - | - | 0.2 | V | $\begin{aligned} & \mathrm{loL}=0.7 \mathrm{~mA}, \\ & 1.7 \mathrm{~V} \leqq \mathrm{Vcc}<2.5 \mathrm{~V}(\mathrm{SDA}) \end{aligned}$ |
| Input Leakage Current | lıI | -1 | - | +1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to Vcc |
| Output Leakage Current | ILo | -1 | - | +1 | $\mu \mathrm{A}$ | Vout $=0$ to Vcc (SDA) |
| Supply Current (Write) | Icc1 | - | - | 4.5 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{fscL}=1 \mathrm{MHz}, \mathrm{twr}=5 \mathrm{~ms}$, Byte write, Page write |
| Supply Current (Read) | Icc2 | - | - | 2.0 | mA | Vcc=5.5V,fscl=1MHz <br> Random read, current read, <br> Sequential read |
| Standby Current | Isb | - | - | 3.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Vcc=5.5V, SDA • SCL=Vcc } \\ & \text { A0,A1,A2=GND,WP=GND } \end{aligned}$ |

[^0]AC Characteristics (Unless otherwise specified, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=1.7 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Clock Frequency | fscl | - | - | 1000 | kHz |
| Data Clock "HIGH" Period | $\mathrm{tHIGH}^{\text {l }}$ | 0.30 | - | - | $\mu \mathrm{s}$ |
| Data Clock "LOW" Period | tıow | 0.5 | - | - | $\mu \mathrm{s}$ |
| SDA, SCL (INPUT) Rise Time ${ }^{(1)}$ | $\mathrm{t}_{\mathrm{R}}$ | - | - | 0.12 | $\mu \mathrm{s}$ |
| SDA, SCL (INPUT) Fall Time ${ }^{(1)}$ | $\mathrm{t}_{\text {F1 }}$ | - | - | 0.12 | $\mu \mathrm{s}$ |
| SDA (OUTPUT) Fall Time ${ }^{(1)}$ | $\mathrm{t}_{5}$ | - | - | 0.12 | $\mu \mathrm{s}$ |
| Start Condition Hold Time | thi:STA | 0.25 | - | - | $\mu \mathrm{s}$ |
| Start Condition Setup Time | tsu:sta | 0.20 | - | - | $\mu \mathrm{s}$ |
| Input Data Hold Time | thd:dat | 0 | - | - | ns |
| Input Data Setup Time | tsu:DAT | 50 | - | - | ns |
| Output Data Delay Time | tPD | 0.05 | - | 0.45 | $\mu \mathrm{s}$ |
| Output Data Dold Time | tb | 0.05 | - | - | $\mu \mathrm{s}$ |
| Stop Condition Setup Time | tsu:sto | 0.25 | - | - | $\mu \mathrm{s}$ |
| Bus Free Time | $\mathrm{t}_{\text {buF }}$ | 0.5 | - | - | $\mu \mathrm{s}$ |
| Write Cycle Time | twr | - | - | 5 | ms |
| Noise Spike Width (SDA, SCL) | $t_{1}$ | - | - | 0.05 | $\mu \mathrm{s}$ |
| WP Hold Time | tho:WP | 1.0 | - | - | $\mu \mathrm{s}$ |
| WP Setup Time | tsu:wp | 0.1 | - | - | $\mu \mathrm{s}$ |
| WP High Period | thigh:wp | 1.0 | - | - | $\mu \mathrm{s}$ |

(1) Not $100 \%$ tested

AC Characteristics Condition

| Parameter | Symbol $^{c \mid}$ | Conditions | Unit |
| :--- | :---: | :---: | :---: |
| Load Capacitance | $\mathrm{C}_{\mathrm{L}}$ | 100 | pF |
| SDA, SCL (INPUT) Rise Time | $\mathrm{t}_{\mathrm{R}}$ | 20 | ns |
| SDA, SCL (INPUT) Fall Time | $\mathrm{t}_{\mathrm{F} 1}$ | 20 | ns |
| Input Data Level | $\mathrm{V}_{\mathrm{IL} 1} / \mathrm{V}_{\mathrm{IH} 1}$ | $0.2 \mathrm{Vcc} / 0.8 \mathrm{Vcc}$ | V |
| Input/Output Data Timing Reference Level | - | $0.3 \mathrm{Vcc} / 0.7 \mathrm{Vcc}$ | V |

## Serial Input / Output Timing



Figure 2-(a). Serial Input / Output Timing


Figure 2-(b). Start-Stop Bit Timing


Figure 2-(c). Write Cycle Timing


Figure 2-(d). WP Timing at Write Execution


Figure 2-(e). WP Timing at Write Cancel

## Block Diagram



Figure 3. Block Diagram

## Pin Configuration



## Pin Descriptions

| Terminal <br> Name | Input/ <br> Output | Descriptions |
| :---: | :---: | :--- |
| A0 | Input | Slave address setting* $^{*}$ |
| A1 | Input | Slave address setting* $^{*}$ |
| A2 | Input | Slave address setting* $^{\text {GND }}$ |
| - | Reference voltage of all input / output, OV |  |
| SDA | Input/ <br> Output | Serial data input serial data output |
| SCL | Input | Serial clock input |
| WP | Input | Write protect terminal |
| VCC | - | Connect the power source |

*A0,A1 and A2 are not allowed to use as open.

## Typical Performance Curves



Figure 4. Input High Voltage vs Supply Voltage (A0,A1,A2,SCL,SDA,WP)


Figure 6. Output Low Voltage1 vs Output Low Current ( $\mathrm{Vcc}=2.5 \mathrm{~V}$ )


Figure 5. Input Low Voltage vs Supply Voltage (A0, A1, A2, SCL, SDA, WP)


Figure 7. Output Low Voltage2 vs Output Low Current (Vcc=1.7V)

## Typical Performance Curves - Continued



Figure 8. Input Leakage Current vs Supply Voltage (A0, A1, A2, SCL, WP)


Figure 10. Supply Current (Write) vs Supply Voltage (fscl=1MHz)


Figure 9. Output Leakage Current vs Supply Voltage (SDA)


Figure 11. Supply Current (Read) vs Supply Voltage (fscl=1MHz)

Typical Performance Curves - Continued


Figure 12. Standby Current vs Supply Voltage (BR24G1M-3A)


Figure 14. Data Clock High Period vs Supply Voltage


Figure 13. Clock Frequency vs Supply Voltage


Figure 15. Data Clock Low Period vs Supply Voltage

## Typical Performance Curves - Continued



Figure 16. SDA (OUTPUT) Fall Time vs Supply Voltage

Figure 18. Start Condition Setup Time vs Supply Voltage


Figure 17. Start Condition Hold Time vs Supply Voltage


Figure 19. Input Data Hold Time vs Supply Voltage (HIGH)

Typical Performance Curves - Continued


Figure 20. Input Data Hold Time vs Supply Voltage (LOW)


Figure 22. Input Data Setup Time vs Supply Voltage (LOW)


Figure 21. Input Data Setup Time vs Supply Voltage (HIGH)


Figure 23. Output Data Delay Time vs Supply Voltage

Typical Performance Curves - Continued


Figure 24. Output Data Delay Time vs Supply Voltage


Figure 26. Bus Free Time vs Supply Voltage


Figure 25. Stop Condition Setup Time vs Supply Voltage


Figure 27. Write Cycle Time vs Supply Voltage

Typical Performance Curves - Continued


Figure 28. Noise Spike Width vs Supply Voltage (SCL HIGH)


Figure 30. Noise Spike Width vs Supply Voltage (SDA HIGH)


Figure 29. Noise Spike Width vs Supply Voltage (SCL LOW)


Figure 31. Noise Spike Width vs Supply Voltage
(SDA LOW)

Typical Performance Curves - Comtinued


Figure 32. WP Hold Time vs Supply Voltage


Figure 34. WP High Period vs Supply Voltage


Figure 33. WP Setup Time vs Supply Voltage

## Timing Chart

## 1. $I^{2} \mathrm{C}$ BUS Data Communication

$1^{2} \mathrm{C}$ BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. ${ }^{2}$ C BUS data communication with several devices is possible by connecting with 2 communication lines: serial data (SDA) and serial clock (SCL).
Among the devices, there should be a "master" that generates clock and control communication start and end. The rest become "slave" which are controlled by an address peculiar to each device, like this EEPROM. The device that outputs data to the bus during data communication is called "transmitter", and the device that receives data is called "receiver".


## 2. Start Condition (Start Bit Recognition)

(1) Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
(2) This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command cannot be executed.
3. Stop Condition (Stop Bit Recognition)
(1) Each command can be ended by a stop condition (stop bit) where SDA goes from 'LOW' to 'HIGH' while SCL is 'HIGH'.
4. Acknowledge (ACK) Signal
(1) This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master-slave communication, the device (Ex. $\mu$-COM sends slave address input for write or read command to this IC) at the transmitter (sending) side releases the bus after output of 8bit data.
(2) The device (Ex. This IC receives the slave address input for write or read command from the $\mu$-COM) at the receiver (receiving) side sets SDA 'LOW' during $9^{\text {th }}$ clock cycle, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
(3) This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
(4) After receiving 8bit data (word address and write data) during each write operation, this IC outputs acknowledge signal (ACK signal) 'LOW'.
(5) During read operation, this IC outputs 8bit data (read data) and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master ( $\mu$-COM) side, this IC continues to output data. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, recognizes stop condition (stop bit), and ends read operation. Then this IC becomes ready for another trasmission.
5. Device Addressing
(1) Slave address comes after start condition from master.
(2) The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
(3) Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
(4) The most insignificant bit ( $R / \bar{W}---$ READ / $\overline{W R I T E}$ ) of slave address is used for designating write or read operation, and is as shown below.

Setting R / $\bar{W}$ to 0 ------- write (setting 0 to word address setting of random read)
Setting R / $\bar{W}$ to 1 ------- read

| Type | Slave address |  |  |  |  |  | Maximum number of <br> Connected buses |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BR24G512-3A | 1 | 0 | 1 | 0 | $A 2$ | $A 1$ | A0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 8 |

## Write Command

## 1. Write Cycle

(1) Arbitrary data can be written to EEPROM. When writing only 1 byte, Byte Write is normally used, and when writing continuous data of 2 bytes or more, simultaneous write is possible by Page Write cycle. The maximum number of write bytes is specified per device of each capacity.
Up to 128 arbitrary bytes can be written.


Figure. 36 Byte Write Cycle


Figure 37. Page Write Cycle
(2) During internal write execution, all input commands are ignored, therefore ACK is not returned.
(3) Data is written to the address designated by word address (n-th address)
(4) By issuing stop bit after 8bit data input, internal write to memory cell starts.
(5) When internal write is started, command is not accepted for twr ( 5 ms at maximum).
(6) Using page write cycle, the following can be written in bulk:

Up to 64Byte (BR24G128-3A, BR24G256-3A)
Up to 256Byte (BR24G1M-3A)
The bytes in excess overwrite the data already sent first.
(Refer to "Internal Address Increment")
(7) As for page write cycle of BR24G512-3A, where 2 or more bytes of data is intended to be written, after the 9 significant bits of word address are designated arbitrarily, only the value of 7 least significant bits in the address is incremented internally, so that data up to 128 bytes of memory only can be written.

## 2. Notes on Write Cycle Continuous Input

List of Numbers of Page Write

| Number of <br> Pages | 128Byte |
| :---: | :---: |
| Product number | BR24G512-3A |

The above numbers are maximum bytes for respective types.
Any bytes below these can be written.
In the case BR24G512-3A, 1 page=128bytes, but the page write cycle time is 5 ms at maximum for 128 byte bulk write. It does not stand 5 ms at maximum $\times 128$ byte $=640 \mathrm{~ms}(\mathrm{Max})$

## 3. Internal Address Increment

Page Write Mode


For example, when it is started from address 3Eh,
then, increment is made as below,
$7 \mathrm{Eh} \rightarrow 7 \mathrm{Fh} \rightarrow 00 \mathrm{~h} \rightarrow 01 \mathrm{~h} \cdots$ please take note.
※7Eh $\cdots 7$ E in hexadecimal, therefore, 01111110 becomes a binary number.

## 4. Write Protect (WP) Terminal

Write Protect (WP) Function
When WP terminal is set at $\mathrm{Vcc}(\mathrm{H}$ level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not leave it open.
In case of using it as ROM, it is recommended to connect it to pull up or Vcc.
At extremely low voltage at power ON/OFF, by setting the WP terminal ' H ', write error can be prevented.

## Read Command

## 1. Read Cycle

Read cycle is when data of EEPROM is read. Read cycle could be random read cycle or current read cycle. Random read cycle is a command to read data by designating a specific address, and is used generally. Current read cycle is a command to read data of internal address register without designating an address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available where the next address data can be read in succession.


Figure. 38 Random Read Cycle


Figure. 39 Current Read Cycle


Figure. 40 Sequential Read Cycle (in the case of current read cycle)
(1) In random read cycle, data of designated word address can be read.
(2) When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address ( $n$ )-th, i.e. data of the ( $n+1$ )-th address is output.
(3) When ACK signal 'LOW' after DO is detected, and stop condition is not sent from master ( $\mu$-COM) side, the next address data can be read in succession.
(4) Read cycle is ended by stop condition where ' H ' is input to ACK signal after D0 and SDA signal goes from ' L ' to ' H ' while at SCL signal is ' H '.
(5) When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

Therefore, read command cycle cannot be ended. To end read command cycle, be sure to input 'H' to ACK signal after D0, and the stop condition where SDA goes from ' L ' to ' H ' while SCL signal is ' H '.
(6) Sequential read is ended by stop condition where ' H ' is input to ACK signal after arbitrary DO and SDA is asserted from ' L ' to ' H ' while SCL signal is ' H '.

## Software Reset

Software reset is executed to avoid malfunction after power ON, and during command input. Software reset has several kinds and 3 kinds of them are shown in the figure below. (Refer to Figure 41-(a), Figure 41-(b), Figure 41-(c)) Within the dummy clock input area, the SDA bus is released ('H' by pull up) and ACK output and read data ' 0 ' (both 'L' level) may be output from EEPROM. Therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.


Figure 41-(a). The Case of Dummy Clock $\times 14+$ START+START+ Command Input


Figure 41-(b). The Case of START + Dummy Clock $\times 9$ +START+ Command Input


Figure 41-(c). START×9+ Command Input
※Start command from START input.

## Acknowledge Polling

During internal write execution, all input commands are ignored, therefore ACK is not returned. During internal automatic write execution after write cycle input, next command (slave address) is sent. If the first ACK signal sends back 'L', then it means end of write operation, else ' H ' is returned, which means writing is still in progress. By the use of acknowledge polling, next command can be executed without waiting for twr $=5 \mathrm{~ms}$.
To write continuously, $R / \bar{W}=0$, then to carry out current read cycle after write, slave address with $R / \bar{W}=1$ is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.


Figure 42. Case to Continuous Write by Acknowledge Polling

## WP Valid Timing (Write Cancel)

WP is usually fixed to ' H ' or ' L ', but when WP is used to cancel write cycle and so on, pay attention to the following WP valid timing. During write cycle execution, inside cancel valid area, by setting $W P=' H$ ', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to take in D0 of data(in page write cycle, the first byte data) is the cancel invalid area.
WP input in this area becomes 'Don't care'. The area from the rise of SCL to take in DO to the stop condition input is the cancel valid area. Furthermore, after the execution of forced end by WP, the IC enters standby status..


Figure 43. WP Valid Timing

## Command Cancel by Start Condition and Stop Condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Figure 44.) However, within ACK output area and during data read, SDA bus may output 'L'. In this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. When command is cancelled by start-stop condition during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined. Therefore, it is not possible to carry out current read cycle in succession. To carry out read cycle in succession, carry out random read cycle.


Figure 44. Case of Cancel by Start, Stop Condition during Slave Address Input

## I/O Peripheral Circuit

## 1. Pull-up Resistance of SDA Terminal

SDA is NMOS open drain, so it requires a pull up resistor. As for this resistor value (Rpu), select an appropriate value from microcontroller VIL, IL, and Vol-lol characteristics of this IC. If Rpu is large, operating frequency is limited. The smaller the Reu, the larger is the supply current (Read).

## 2. Maximum Value of Rpu

The maximum value of $R_{P U}$ is determined by the following factors.
(1) SDA rise time to be determined by the capacitance ( $C_{B u s}$ ) of bus line and Rpu of SDA should be $t_{R}$ or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
(2) The bus electric potential (A) to be determined by input current leak total ( $\mathrm{I}_{\mathrm{L}}$ ) of the device connected to the bus with output of 'H' to SDA line and Rpu should sufficiently secure the input 'H' level ( $\mathrm{V}_{\mathrm{IH}}$ ) of microcontroller and EEPROM including recommended noise margin of 0.2 Vcc .

$$
\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{L}} \mathrm{RPU}-0.2 \mathrm{~V}_{\mathrm{CC}} \geqq \mathrm{~V}_{\mathrm{IH}}
$$

$$
\therefore \quad \mathrm{RPU} \leqq \frac{0.8 \mathrm{VCC}-\mathrm{V}_{\mathrm{IH}}}{\mathrm{IL}}
$$

$$
\text { Ex.) } V_{C C}=3 \mathrm{~V} \quad \mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A} \quad \mathrm{~V}_{\mathrm{H}}=0.7 \mathrm{~V}_{\mathrm{CC}}
$$

From (2)

$$
\begin{aligned}
\text { RPU } & \leqq \frac{0.8 \times 3-0.7 \times 3}{10 \times 10^{-6}} \\
& \leqq 30[\mathrm{k} \Omega]
\end{aligned}
$$



Figure. 45 I/O Circuit Diagram
3. Minimum Value of Rpu

The minimum value of Rpu is determined by the following factors.
(1) When IC outputs LOW, it should be satisfied that $V_{\text {olmax }}=0.4 \mathrm{~V}$ and lolmax $=3 \mathrm{~mA}$.

$$
\begin{aligned}
& \frac{\mathrm{VCC}-\mathrm{VOL}}{\mathrm{RPU}} \leqq \mathrm{IOL} \\
\therefore & \mathrm{RPU} \geqq \frac{\mathrm{VCC}-\mathrm{VOL}}{\mathrm{IOL}}
\end{aligned}
$$

(2) Volmax $=0.4 \mathrm{~V}$ should secure the input 'L' level ( $\mathrm{V}_{\mathrm{IL}}$ ) of microcontroller and EEPROM including recommended noise margin 0.1 Vcc .

$$
\text { Volmax } \leqq \text { VIL-0.1 Vcc }
$$

Ex.) $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0.4 \mathrm{~V}$, $\mathrm{loL}_{\mathrm{L}}=3 \mathrm{~mA}$, microcontroller, EEPROM $\mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{Vcc}$

$$
\begin{aligned}
\text { From (1) } \quad \text { RPU } & \geqq \frac{3-0.4}{3 \times 10^{-3}} \\
& \geqq 867[\Omega] \\
\text { And } & V_{\mathrm{OL}}=0.4[\mathrm{~V}] \\
& \mathrm{V}_{\mathrm{LL}}=0.3 \times 3 \\
& =0.9[\mathrm{~V}]
\end{aligned}
$$

Therefore, the condition (2) is satisfied.

## 4. Pull-up Resistance of SCL Terminal

When SCL control is made at the CMOS output port, there is no need for a pull up resistor. But when there is a time where SCL becomes ' $\mathrm{Hi}-\mathrm{Z}$ ', add a pull up resistor. As for the pull up resistor value, one of several $\mathrm{k} \Omega$ to several ten $\mathrm{k} \Omega$ is recommended in consideration of drive performance of output port of microcontroller.

## Cautions on Microcontroller Connection

1. Rs

In $I^{2} C$ BUS, it is recommended that SDA port is of open drain input/output. However, when using CMOS input / output of tri state to SDA port, insert a series resistance $R_{s}$ between the pull up resistor RPu and the SDA terminal of EEPROM. This is to control over current that may occur when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protecting the SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.


Figure 46. I/O Circuit Diagram


Over current flows to SDA line by 'H' output of microcontroller and 'L' output of EEPROM.

Figure 47. Input / Output Collision Timing

## 2. Maximum Value of $\mathrm{Rs}_{\mathrm{s}}$

The maximum value of $R s$ is determined by the following relations.
(1) SDA rise time to be determined by the capacitance ( $C_{B u s}$ ) of bus line and RPu of SDA should be $t_{R}$ or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
(2) The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (VIL) of microcontroller including recommended noise margin of 0.1 Vcc .


Figure 48. I/O Circuit Diagram

$$
\begin{aligned}
& \frac{(\mathrm{VCC}-\mathrm{VoL}) \times \mathrm{RS}}{\mathrm{RPU}+\mathrm{RS}}+\mathrm{VOL}+0.1 \mathrm{Vcc} \leqq \mathrm{VIL} \\
& \therefore \quad \mathrm{Rs} \leqq \frac{\mathrm{VIL}^{-} \mathrm{VoL}-0.1 \mathrm{Vcc}}{1.1 \mathrm{Vcc}-\mathrm{VIL}} \times \mathrm{RPU}
\end{aligned}
$$

Ex.) $\mathrm{Vcc}=3 \mathrm{~V}$ VIL $=0.3 \mathrm{Vcc} \mathrm{VoL}=0.4 \mathrm{~V}$ RPU $=20 \mathrm{k} \Omega$

$$
\begin{aligned}
\text { Rs } & \leqq \frac{0.3 \times 3-0.4-0.1 \times 3}{1.1 \times 3-0.3 \times 3} \times 20 \times 10^{3} \\
& \leqq 1.67[\mathrm{k} \Omega]
\end{aligned}
$$

## 3. Minimum Value of Rs

The minimum value of $\mathrm{Rs}_{\mathrm{s}}$ is determined by over current at bus collision. When over current flows, noises in power source line and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of the impedance of power source line in set and so forth. Set the over current to EEPROM at 10 mA or lower.


$$
\begin{aligned}
& \frac{\mathrm{VCC}}{\mathrm{RS}} \leqq \mathrm{I} \\
\therefore \mathrm{RS} & \geqq \frac{\mathrm{VCC}}{\mathrm{I}} \\
\text { Ex.) } \mathrm{VCC}=3 \mathrm{~V}, \mathrm{I} & =10 \mathrm{~mA} \\
\mathrm{Rs} & \geqq \frac{3}{10 \times 10^{-3}} \\
& \geqq 300[\Omega]
\end{aligned}
$$

Figure 49. I/O Circuit Diagram

## I/O Equivalence Circuit



Figure 50. Input Pin Circuit Diagram

Input / output (SDA)


Figure 51. Input / Output Pin Circuit Diagram

## Power-Up / Down Conditions

At power on, the IC's internal circuits may go through unstable low voltage area as the Vcc rises, making the IC's internal logic circuit not completely reset, hence, malfunction may occur. To prevent this, the IC is equipped with POR circuit and LVCC circuit. To assure the operation, observe the following conditions at power ON.

1. Set SDA = 'H' and SCL ='L' or 'H'
2. Start power source so as to satisfy the recommended conditions of $t_{R}$, toff, and $V_{\text {bot }}$ for operating POR circuit.

Recommended conditions of $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{FFF}}, \mathrm{V}_{\text {bot }}$

| $\mathrm{t}_{\mathrm{R}}$ | toff | $\mathrm{V}_{\text {bot }}$ |
| :---: | :---: | :---: |
| 10 ms or below | 10 ms or larger | 0.3 V or below |
| 100 ms or below | 10 ms or larger | 0.2 V or below |

Figure 52. Rise Waveform Diagram
3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.
(1) In the case when the above condition 1 cannot be observed such that SDA becomes 'L' at power ON.
$\rightarrow$ Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.


Figure 53. When SCL= 'H' and SDA= 'L'


Figure 54. When SCL='L' and SDA='L'
(2) In the case when the above condition 2 cannot be observed.
$\rightarrow$ After power source becomes stable, execute software reset(Page18).
(3) In the case when the above conditions 1 and 2 cannot be observed.
$\rightarrow$ Carry out (1), and then carry out (2).

## Low Voltage Malfunction Prevention Function

LVCC circuit prevents data rewrite operation at low power, and prevents write error. At LVCC voltage (Typ $=1.2 \mathrm{~V}$ ) or below, data rewrite is prevented.

## Noise Countermeasures

## 1. Bypass Capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, it is recommended to attach a bypass capacitor ( $0.1 \mu \mathrm{~F}$ ) between the IC's Vcc and GND pins. Attach it as close to the IC as possible. In addition, it is also recommended to attach a bypass capacitor between board's $\mathrm{V}_{\mathrm{cc}}$ and GND.

## Operational Notes

1. Described numeric values and data are design representative values, and the values are not guaranteed.
2. We believe that the application circuit examples in this document are recommendable. However, in actual use, confirm characteristics further sufficiently. If changing the fixed number of external parts is desired, make your decision with sufficient margin in consideration of static characteristics, transient characteristics, and fluctuations of external parts and our LSI.
3. Absolute Maximum Ratings

If the absolute maximum ratings such as supply voltage, operating temperature range, and so on are exceeded, LSI may be destroyed. Do not supply voltage or subject the IC to temperatures exceeding the absolute maximum ratings. In the case of fear of exceeding the absolute maximum ratings, take physical safety countermeasures such as adding fuses, and see to it that conditions exceeding the absolute maximum ratings should not be supplied to the LSI.
4. GND Electric Potential

Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is not lower than that of GND terminal.
5. Thermal design

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.
6. Short between Pins and Mounting Errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
7. Operating the IC in the presence of strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

## Part Numbering



## Revision

G : Halogen free
Blank : Not Halogen free

T : 100\%Sn
Blank : 100\%Sn
Packaging and Forming Specification
E2 : Embossed tape and reel (SOP8,SOP-J8, TSSOP-B8)
None : Tube (DIP-T8)

- Lineup

| Capacity | Package |  | Orderable Part Number |  | Remark |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Type | Quantity |  |  |  |  |
| 512K | DIP-T8 | Tube of 2000 | BR24G512 | -3A | Not Halogen free | 100\% Sn |
|  | SOP8 | Reel of 2500 | BR24G512F | -3AGTE2 | Halogen free | 100\% Sn |
|  | SOP-J8 |  | BR24G512FJ | -3AGTE2 | Halogen free | 100\% Sn |
|  | TSSOP-B8 | Reel of 3000 | BR24G512FVT | -3AGE2 | Halogen free | 100\% Sn |

## Physical Dimensions Tape and Reel Information

DIP-T8


## Physical Dimensions Tape and Reel Information - comtinued

## SOP8



## Physical Dimensions Tape and Reel Information - comtinued

## SOP-J8



## Physical Dimensions Tape and Reel Information - comtinued

## TSSOP-B8



## Marking Diagrams



SOP8(TOP VIEW)


TSSOP-B8(TOP VIEW)


## Revision History

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 30.Aug.2012 | 001 | New Release |
| 25.Feb.2013 | 002 | Update some English words, sentences' descriptions, grammar and formatting. <br> Delete SSOP-B8, TSSOP-B8J from Packaging and Forming Specification. |
| $08 . M a y .2013$ | 003 | P1 Change format of package line-up table. <br> Update wrong description of bit format. <br> P5 Add directions in Pin Descriptions |
| 24.May.2014 | 004 | P2 Add VESD in Absolute Maximum Ratings <br> P2 Change Unit mW to W in Power Dissipation <br> P3 Change Start Condition Setup Time from 0.25us to 0.20us. <br> P24. Update Part Numbering. Add Lineup table. |

## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{\text {(Note 1) }}$, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{2}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO} 2$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.


BR24G512-3A - Web Page

| Part Number | BR24G512-3A |
| :--- | :--- |
| Package | DIP-T8 |
| Unit Quantity | 2000 |
| Minimum Package Quantity | 50 |
| Packing Type | Tube |
| Constitution Materials List | inquiry |
| RoHS | Yes |


[^0]:    (2) When the pulse width is 50 ns or less, it is -1.0 V .

