Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES

38B5 Group

User's Manual



keep	safety	first	in	vour	circuit	designs	!

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Note	es reg	arding	these	mate	rial	S
------	--------	--------	-------	------	------	---

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Preface

This user's manual describes Mitsubishi's CMOS 8-bit microcomputers 38B5 Group.

After reading this manual, the user should have a through knowledge of the functions and features of the 38B5 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For details of software, refer to the "740 Family Software Manual."

For details of development support tools, refer to the "DEVELOPMENT SUPPORT TOOLS FOR MICROCOMPUTERS" data book.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

• CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

• CHAPTER 2 APPLICATION


This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

CHAPTER 3 APPENDIX

This chapter includes a list of registers, and necessary information for systems development using the microcomputer, the mask ROM confirmation (for mask ROM version), ROM programming confirmation, and the mark specifications which are to be submitted when ordering.

2. Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:



i

Table of contents

Ci	HAPIER 1 HARDWARE	
	DESCRIPTION	1-2
	FEATURES	
	APPLICATION	
	PIN CONFIGURATION	
	FUNCTIONAL BLOCK	1-3
	PIN DESCRIPTION	
	PART NUMBERING	
	GROUP EXPANSION	1-7
	Memory Type	1-7
	Memory Size	1-7
	Package	1-7
	FUNCTIONAL DESCRIPTION	
	Central Processing Unit (CPU)	1-8
	Memory	. 1-12
	I/O Ports	.1-14
	Interrupts	.1-20
	Timers	. 1-23
	Serial I/O	
	FLD Controller	
	A-D Converter	
	Pulse Width Modulation (PWM)	
	Interrupt Interval Determination Function	
	Watchdog Timer	
	Buzzer Output Circucit	
	Reset Circuit	
	Clock Generating Circuit	
	NOTES ON PROGRAMMING	
	NOTES ON USE	
	DATA REQUIRED FOR MASK ORDERS	
	DATA REQUIRED FOR ROM WRITING ORDERS	
	ROM PROGRAMMING METHOD	
	MASK OPTION OF PULL-DOWN RESISTOR	
	FUNCTIONAL DESCRIPTION SUPPLEMENT	. 1-68
CI	HAPTER 2 APPLICATION	
	2.1 I/O port	2-2
	2.1.1 Memory assignment	
	2.1.2 Relevant registers	
	2.1.3 Terminate unused pins	
	2.1.4 Notes on use	
	2.1.5 Termination of unused pins	
	2.2 Timer	
	2.2.1 Memory map	.2-10
	2.2.2 Relevant registers	. 2-11

Table of contents

2.2.3 Timer application examples	2-19
2.3 Serial I/O	2-35
2.3.1 Memory map	2-35
2.3.2 Relevant registers	2-36
2.3.3 Serial I/O1 connection examples	2-47
2.3.4 Serial I/O1's modes	2-49
2.3.5 Serial I/O1 application examples	2-50
2.3.6 Serial I/O2 connection examples	2-56
2.3.7 Serial I/O2's modes	2-58
2.3.8 Serial I/O2 application examples	2-59
2.3.9 Notes on serial I/O1	2-78
2.3.10 Notes on serial I/O2	2-80
2.4 FLD controller	2-83
2.4.1 Memory assignment	2-83
2.4.2 Relevant registers	2-84
2.4.3 FLD controller application examples	2-93
2.4.4 Notes on use	2-124
2.5 A-D converter	2-125
2.5.1 Memory assignment	2-125
2.5.2 Relevant registers	2-125
2.5.3 A-D converter application examples	2-129
2.5.4 Notes on use	2-131
2.6 PWM	2-132
2.6.1 Memory assignment	2-132
2.6.2 Relevant registers	2-132
2.6.3 PWM application example	2-134
2.6.4 Notes on use	2-135
2.7 Interrupt interval determination function	2-136
2.7.1 Memory assignment	2-136
2.7.2 Relevant registers	2-136
2.7.3 Interrupt interval determination function application examples	2-140
2.8 Watchdog timer	2-144
2.8.1 Memory assignment	2-144
2.8.2 Relevant register	2-144
2.8.3 Watchdog timer application examples	2-145
2.8.4 Notes on use	2-146
2.9 Buzzer output circuit	2-147
2.9.1 Memory assignment	2-147
2.9.2 Relevant register	2-147
2.9.3 Buzzer output circuit application examples	2-148
2.10 Reset circuit	2-149
2.10.1 Connection example of reset IC	2-149
2.10.2 Notes on use	2-150
2.11 Clock generating circuit	2-151
2.11.1 Relevant register	2-151
2.11.2 Clock generating circuit application examples	2-152

CHAPTER 3 APPENDIX ■

3.1 Electrical characteristics	3-2
3.1.1 Absolute maximum ratings	3-2
3.1.2 Recommended operating conditions	3-3
3.1.3 Electrical characteristics	3-4
3.1.4 A-D converter characteristics	3-5
3.1.5 Timing requirements and switching characteristics	3-6
3.2 Standard characteristics	
3.2.1 Power source current standard characteristics	3-8
3.2.2 Port standard characteristics	3-9
3.2.3 A-D conversion standard characteristics	3-13
3.3 Notes on use	3-14
3.3.1 Notes on interrupts	3-14
3.3.2 Notes on serial I/O1	3-15
3.3.3 Notes on serial I/O2	3-16
3.3.4 Notes on FLD controller	3-19
3.3.5 Notes on A-D converter	3-19
3.3.6 Notes on PWM	3-19
3.3.7 Notes on watchdog timer	3-20
3.3.8 Notes on reset circuit	3-20
3.3.9 Notes on input and output pins	3-20
3.3.10 Notes on programming	3-22
3.3.11 Programming and test of built-in PROM version	3-23
3.3.12 Notes on built-in PROM version	3-24
3.3.13 Termination of unused pins	3-25
3.4 Countermeasures against noise	3-26
3.4.1 Shortest wiring length	
3.4.2 Connection of bypass capacitor across Vss line and Vcc line	3-28
3.4.3 Wiring to analog input pins	3-29
3.4.4 Oscillator concerns	3-29
3.4.5 Setup for I/O ports	
3.4.6 Providing of watchdog timer function by software	
3.5 Control registers	
3.6 Mask ROM confirmation form	
3.7 ROM programming confirmation form	
3.8 Mark specification form	3-77
3.9 Package outline	
3.10 List of instruction code	3-79
3.11 Machine instructions	3-80
3.12 M35501FP	3-91
3.13 SFR memory map	3-103
3.14 Pin configuration	3-104

CHAPTER 1 HARDWARE ■

Fig. 1 Pin configuration of M38B5xMxH-XXXXFP	
Fig. 2 Functional block diagram	
Fig. 3 Part numbering	
Fig. 4 Memory expansion plan	
Fig. 5 740 Family CPU register structure	
Fig. 6 Register push and pop at interrupt generation and subroutine call	
Fig. 7 Structure of CPU mode register	
Fig. 8 Memory map diagram	
Fig. 9 Memory map of special function register (SFR)	
Fig. 10 Structure of pull-up control registers (PULL1 and PULL2)	
Fig. 11 Port block diagram (1)	
Fig. 12 Port block diagram (2)	
Fig. 13 Port block diagram (3)	
Fig. 14 Interrupt control	
Fig. 15 Structure of interrupt related registers	
Fig. 16 Structure of timer related register	
Fig. 17 Block diagram of timer	
Fig. 18 Timing chart of timer 6 PWM ₁ mode	
Fig. 19 Block diagram of timer X	
Fig. 20 Structure of timer X related registers	
Fig. 21 Block diagram of serial I/O1	
Fig. 22 Structure of serail I/O1 control registers 1, 2	
Fig. 23 Structure of serial I/O1 control register 3	
Fig. 24 Structure of serial I/O1 automatic transfer data pointer	
Fig. 25 Automatic transfer serial I/O operation	
Fig. 26 Sstb1 output operation	
Fig. 27 SBUSY1 input operation (internal synchronous clock)	
Fig. 28 S _{BUSY1} input operation (external synchronous clock)	
Fig. 29 SBUSY1 output operation (internal synchronous clock, 8-bits serial I/O)	
Fig. 30 S _{BUSY1} output operation (external synchronous clock, 8-bits serial I/O)	
Fig. 31 S _{BUSY1} output operation in automatic transfer serial I/O mode (internal sync	
clock, S _{BUSY1} output function outputs each 1-byte)	
Fig. 32 Srdy1 output operation	
Fig. 33 S _{RDY1} input operation (internal synchronous clock)	
Fig. 34 Handshake operation at serial I/O1 mutual connecting (1)	
Fig. 35 Handshake operation at serial I/O1 mutual connecting (2)	
Fig. 36 Block diagram of clock snchronous serial I/O2	
Fig. 37 Operation of clock synchronous serial I/O2 function	
Fig. 38 Block diagram of UART serial I/O2	
Fig. 39 Operation of UART serial I/O2 function	
Fig. 40 Structure of serial I/O2 related register	
Fig. 41 Block diagram for FLD control circuit	
Fig. 42 Structure of FLDC mode register	
Fig. 43 Segment/Digit setting example	
Fig. 44 FLD automatic display RAM assignment	
Fig. 45 Example of using FLD automatic display RAM in 16-timing ordinary mode	1-44

	Fig. 46	Example of using FLD automatic display RAM in 16-timing gradation display m	
		Every le of voing ELD outerwatis display DAM in 22 timing mode	
	_	Example of using FLD automatic display RAM in 32-timing mode	
	-	Structure of FLDRAM write disable register Example of digit timing using grid scan type	
	-	Example of using FLD automatic display RAM using grid scan type	
	-	FLDC timing	
	_	P84 to P87 FLD output waveform	
	_	Structure of port P8 FLD output control register	
	•	Structure of A-D control register	
	-	Black diagram of A-D converter	
	-	PWM block diagram	
	_	PWM timing	
	-	Structure of PWM control register	
	•	14-bit PWM timing	
	•	Interrupt interval determination circuit block diagram	
	•	Structure of itnerrupt interval determination control register	
		Interrupt inteval determination operation example (at rising edge active)	
	_	Interrupt interval determination operation example (at both-sided edge active).	
	-	Block diagram of watchdog timer	
	_	Structure of watchdog timer control register	
	-	Block diagram of buzzer output circuit	
	-	Structure of buzzer output control register	
	-	Reset circuit example	
	•	Reset sequence	
	-	Internal status at reset	
	•	Ceramic resonator circuit	
	•	External clock input circuit	
	-	Clock generating circuit block diagram	
	_	State transitions of system clock	
	Fig. 75	Programming and testing of One Time PROM version	1-66
	Fig. 76	Digit timing waveform (1)	1-67
	Fig. 77	Digit timing waveform (2)	1-68
	Fig. 78	Timing chart after interrupt occurs	1-70
	Fig. 79	Tlme up to execution of interrupt processing routine	1-70
	Fig. 80	A-D conversion equivalent circuit	1-72
	Fig. 81	A-D conversion timing chart	1-72
СН	APTE	R 2 APPLICATION	
	Fig. 2.1	1.1 Memory assignment of I/O port relevant registers	2-2
	•	1.2 Structure of port Pi (i = 0, 1, 2, 3, 4, 5, 7, 8)	
	-	1.3 Structure of port P6	
	•	I.4 Structure of port P9	
	-	1.5 Structure of port Pi (i = 0, 2, 4, 5, 7, 8) direction register	
	-	1.6 Structure of port P6 direction register	
	-	1.7 Structure of port P9 direction register	
	-	I.8 Structure of pull-up control register 1	
	-	I.9 Structure of pull-up control register 2	
	-	2.1 Memory map of registers relevant to timers	

гıу.	2.2.2 Structure of Timer i (i=1, 3, 4, 5, 6)	2-11
Fig.	2.2.3 Structure of Timer 2	2-11
Fig.	2.2.4 Structure of Timer 6 PWM register	2-11
Fig.	2.2.5 Structure of Timer 12 mode register	2-12
Fig.	2.2.6 Structure of Timer 34 mode register	2-12
Fig.	2.2.7 Structure of Timer 56 mode register	2-13
Fig.	2.2.8 Structure of Timer X (low-order, high-order)	2-13
Fig.	2.2.9 Structure of Timer X mode register 1	2-14
Fig.	2.2.10 Structure of Timer X mode register 2	2-15
_	2.2.11 Structure of Interrupt request register 1	
_	2.2.12 Structure of Interrupt request register 2	
_	2.2.13 Structure of Interrupt control register 1	
_	2.2.14 Structure of Interrupt control register 2	
_	2.2.15 Timers connection and setting of division ratios	
_	2.2.16 Relevant registers setting	
_	2.2.17 Control procedure	
_	2.2.18 Peripheral circuit example	
_	2.2.19 Timers connection and setting of division ratios	
_	2.2.20 Relevant registers setting	
_	2.2.21 Control procedure	
_	2.2.22 Judgment method of valid/invalid of input pulses	
	2.2.23 Relevant registers setting	
_	2.2.24 Control procedure	
_	2.2.25 Timers connection and setting of division ratios	
_	2.2.26 Relevant registers setting	
	2.2.27 Control procedure	
rig.	2.2.28 Timers connection and table example of timer X/RTP setting values	
	2.2.20 DTD autout avample	2 22
Fig.	2.2.29 RTP output example	
Fig. Fig.	2.2.30 Relevant registers setting	2-33
Fig. Fig. Fig.	2.2.30 Relevant registers setting	2-33 2-34
Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting	2-33 2-34 2-35
Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting	2-33 2-34 2-35 2-36
Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1	2-33 2-34 2-35 2-36 2-37
Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2	2-33 2-34 2-35 2-36 2-37 2-38
Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-37 2-38
Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2 2.3.5 Structure of Serial I/O1 register/Transfer counter 2.3.6 Structure of Serial I/O1 control register 3	2-33 2-34 2-35 2-36 2-37 2-38 2-39
Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2 2.3.5 Structure of Serial I/O1 register/Transfer counter 2.3.6 Structure of Serial I/O1 control register 3 2.3.7 Structure of Baud rate generator	2-33 2-34 2-35 2-36 2-37 2-38 2-40 2-41
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2 2.3.5 Structure of Serial I/O1 register/Transfer counter 2.3.6 Structure of Serial I/O1 control register 3 2.3.7 Structure of Baud rate generator 2.3.8 Structure of UART control register	2-33 2-34 2-35 2-36 2-38 2-39 2-40 2-41
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-38 2-39 2-41 2-41 2-42
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2 2.3.5 Structure of Serial I/O1 register/Transfer counter 2.3.6 Structure of Serial I/O1 control register 3 2.3.7 Structure of Baud rate generator 2.3.8 Structure of UART control register 2.3.9 Structure of Serial I/O2 control register 2.3.10 Structure of Serial I/O2 status register	2-33 2-34 2-36 2-36 2-39 2-40 2-41 2-42 2-43
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure 2.3.1 Memory map of registers relevant to Serial I/O 2.3.2 Structure of Serial I/O1 automatic transfer data pointer 2.3.3 Structure of Serial I/O1 control register 1 2.3.4 Structure of Serial I/O1 control register 2 2.3.5 Structure of Serial I/O1 register/Transfer counter 2.3.6 Structure of Serial I/O1 control register 3 2.3.7 Structure of Baud rate generator 2.3.8 Structure of UART control register 2.3.9 Structure of Serial I/O2 control register 2.3.10 Structure of Serial I/O2 status register 2.3.11 Structure of Serial I/O2 transmit/receive buffer register	2-33 2-34 2-35 2-36 2-38 2-40 2-41 2-41 2-42 2-43 2-43
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-41 2-41 2-42 2-43 2-43
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-41 2-41 2-42 2-43 2-44 2-44
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-40 2-41 2-42 2-43 2-44 2-44 2-44
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-40 2-41 2-43 2-43 2-44 2-44 2-45 2-46
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-41 2-41 2-42 2-43 2-44 2-45 2-46 2-46
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-41 2-41 2-42 2-43 2-44 2-45 2-46 2-46 2-47
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-40 2-41 2-41 2-43 2-44 2-44 2-44 2-44 2-45 2-46 2-46 2-47 2-48
Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	2.2.30 Relevant registers setting 2.2.31 Control procedure	2-33 2-34 2-35 2-36 2-39 2-40 2-41 2-43 2-44 2-45 2-46 2-46 2-46 2-46 2-46 2-48 2-48

_		Registers setting relevant to transmission side	
Fig.	2.3.23	Setting of transmission data	2-51
Fig.	2.3.24	Control procedure	2-52
Fig.	2.3.25	Connection diagram	2-53
Fig.	2.3.26	Timing chart of serial data transmission/reception	2-53
Fig.	2.3.27	Relevant registers setting	2-54
_		Control procedure	
_		Serial I/O2 connection examples (1)	
_		Serial I/O2 connection examples (2)	
_		Serial I/O2's modes	
_		Serial I/O2 transfer data format	
_		Connection diagram	
_		Timing chart	
_		Registers setting relevant to transmission side	
_		Registers setting relevant to reception side	
_		Control procedure of transmission side	
_		Control procedure of reception side	
_		Connection diagram	
-		Timing chart	
_		Relevant registers setting	
		Setting of transmission data	
_		Control procedure	
_		·	
		Connection diagram	
_		Timing chart	
_		Relevant registers setting in master unit	
_		Relevant registers setting in slave unit	
_		Control procedure of master unit	
		Control procedure of slave unit	
_		Connection diagram	
_		Timing chart	
_		Registers setting relevant to transmission side	
_		Registers setting relevant to reception side	
_		Control procedure of transmission side	
		Control procedure of reception side	
_		Sequence of setting serial I/O2 control register again	
_		Memory assignment of FLD controller relevant registers	
_		Structure of P1FLDRAM write disable register	
_		Structure of P3FLDRAM write disable register	
_		Structure of FLD mode register	
_		Structure of Tdisp time set register	
_		Structure of Toff1 time set register	
_		Structure of Toff2 time set register	
Fig.	2.4.8	Structure of FLD data pointer/FLD data pointer reload register	2-89
Fig.	2.4.9	Structure of port P0FLD/port switch register	2-89
		Structure of port P2FLD/port switch register	
Fig.	2.4.11	Structure of port P8FLD/port switch register	2-90
Fig.	2.4.12	Structure of port P8FLD output control register	2-91
Fig.	2.4.13	Structure of interrupt request register 2	2-91
Fig.	2.4.14	Structure of interrupt control register 2	2-92
Fig.	2.4.15	Connection diagram	2-93
Fig.	2.4.16	Timing chart of key-scan using FLD automatic display mode and segments.	2-93

Fig.	2.4.17 Enlarged view of FLD ₀ (P2 ₀) to FLD ₇ (P2 ₇) Tscan	2-93
Fig.	2.4.18 Setting of relevant registers	2-94
Fig.	2.4.19 FLD digit allocation example	2-97
Fig.	2.4.20 Control procedure	2-98
Fig.	2.4.21 Connection diagram	2-100
Fig.	2.4.22 Timing chart of key-scan using FLD automatic display mode and digits	.2-101
Fig.	2.4.23 Setting of relevant registers	.2-102
Fig.	2.4.24 FLD digit allocation example	2-105
Fig.	2.4.25 Control procedure	2-106
Fig.	2.4.26 Connection diagram	.2-108
Fig.	2.4.27 Timing chart of FLD display by software	. 2-108
_	2.4.28 Enlarged view of P2 ₀ to P2 ₇ key-scan	
Fig.	2.4.29 Setting of relevant registers	.2-109
_	2.4.30 FLD digit allocation example	
_	2.4.31 Control procedure	
_	2.4.32 Connection diagram	
_	2.4.33 Timing chart of 38B5 Group and M35501FP	
	2.4.34 Timing chart (enlarged view) of digit and segment output	
_	2.4.35 Setting of relevant registers	
_	2.4.36 FLD digit allocation example	
_	2.4.37 Control procedure	
_	2.4.38 Connection diagram	
_	2.4.39 Timing chart (at correct state) of 38B5 Group and M35501FP	
_	2.4.40 Timing chart (at incorrect state) of 38B5 Group and M35501FP	
_	2.4.41 Setting of relevant registers	
_	2.4.42 Control procedure	
_	2.5.1 Memory assignment of A-D converter relevant registers	
_	2.5.2 Structure of A-D control register	
_	2.5.3 Structure of A-D conversion register (low-order)	
_	2.5.4 Structure of A-D conversion register (high-order)	
_	2.5.5 Structure of interrupt request register 2	
_	2.5.6 Structure of interrupt control register 2	
	2.5.7 Connection diagram	
_	2.5.8 Setting of relevant registers	
	2.5.9 Control procedure	
	2.6.1 Memory assignment of PWM relevant registers	
_	2.6.2 Structure of PWM register (high-order)	
_	2.6.3 Structure of PWM register (low-order)	
_	2.6.4 Structure of PWM control register	
-	<u> </u>	
_	2.6.5 Connection diagram	
_	2.6.6 Setting of relevant registers	
_	2.6.7 Control procedure	
	2.6.8 PWM ₀ output	
_	2.7.1 Memory assignment of interrupt interval determination function relevant reg	
	2.7.2 Structure of interrupt interval determination register	
_	2.7.3 Structure of interrupt interval determination control register	
_	2.7.4 Structure of interrupt edge selection register	
	2.7.5 Structure of interrupt request register 1	
_	2.7.6 Structure of interrupt request register 1	
_	2.7.6 Structure of Interrupt control register 1	2-139 2-140
1 1()	Z Z Z XXIII GUUUU UUQUUUU	/- 1411

	Fig. 2.7.8 Function block diagram	2-140
	Fig. 2.7.9 Timing chart of data determination	
	Fig. 2.7.10 Setting of relevant registers	2-141
	Fig. 2.7.11 Control procedure	
	Fig. 2.7.12 Reception of remote-control data (timer 2 interrupt)	
	Fig. 2.8.1 Memory assignment of watchdog timer relevant register	2-144
	Fig. 2.8.2 Structure of watchdog timer control register	
	Fig. 2.8.3 Connection of watchdog timer and setting of division ratio	
	Fig. 2.8.4 Setting of relevant registers	
	Fig. 2.8.5 Control procedure	
	Fig. 2.9.1 Memory assignment of buzzer output circuit relevant register	
	Fig. 2.9.2 Structure of buzzer output control register	
	Fig. 2.9.3 Connection of buzzer output circuit and setting of division ratio	2-148
	Fig. 2.9.4 Setting of relevant register	2-148
	Fig. 2.9.5 Control procedure	2-148
	Fig. 2.10.1 Example of power-on reset circuit	2-149
	Fig. 2.10.2 RAM backup system example	2-149
	Fig. 2.11.1 Structure of CPU mode register	2-151
	Fig. 2.11.2 Connection diagram	2-152
	Fig. 2.11.3 Status transition diagram during power failure	2-152
	Fig. 2.11.4 Setting of relevant registers	2-153
	Fig. 2.11.5 Control procedure	2-154
	Fig. 2.11.6 Structure of clock counter	2-155
	Fig. 2.11.7 Initial setting of relevant registers	
	Fig. 2.11.8 Setting of relevant registers after detecting power failure	
	Fig. 2.11.9 Control procedure	2-158
	·	
CH	AAPTER 3 APPENDIX	_
Cŀ	HAPTER 3 APPENDIX	_
Cŀ	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-6
Cł		
Cł	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7
Cŀ	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8
CI	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-8
Cŀ	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-8 3-9
CI	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-8 3-9 3-10
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-8 3-9 3-10 3-10
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-9 3-9 3-10 3-11
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-7 3-8 3-9 3-10 3-11 3-11
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-103-113-11
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-12
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-12
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-133-14
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-123-133-14
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-123-143-14
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-123-143-143-15
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-133-143-143-153-19
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-123-143-143-153-193-22
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-143-143-153-193-22
CH	Fig. 3.1.1 Circuit for measuring output switching characteristics	3-73-83-93-103-113-113-123-143-143-153-193-22

Fig.	3.3.9 Status flag at decimal calculations	. 3-23
Fig.	3.3.10 Programming and testing of One Time PROM version	. 3-23
Fig.	3.4.1 Selection of packages	. 3-26
Fig.	3.4.2 Wiring for the RESET pin	3-26
Fig.	3.4.3 Wiring for clock I/O pins	. 3-27
	3.4.4 Wiring for the VPP pin of the One Time PROM and the EPROM version	
Fig.	3.4.5 Bypass capacitor across the Vss line and the Vcc line	. 3-28
_	3.4.6 Analog signal line and a resistor and a capacitor	
_	3.4.7 Wiring for a large current signal line	
_	3.4.8 Wiring of signal lines where potential levels change frequently	
_	3.4.9 Vss pattern on the underside of an oscillator	
	3.4.10 Setup for I/O ports	
_	3.4.11 Watchdog timer by software	
_	3.5.1 Structure of port Pi	
_	3.5.2 Structure of port Pi direction register	
_	3.5.3 Structure of port P6	
	3.5.4 Structure of port P6 direction register	
	3.5.5 Structure of port P9	
	3.5.6 Structure of port P9 direction register	
_	3.5.7 Structure of PWM register (high-order)	
	3.5.8 Structure of PWM register (low-order)	
	3.5.9 Structure of baud rate generator	
	3.5.10 Structure of UART control register	
_	3.5.11 Structure of serial I/O1 automatic transfer data pointer	
_	3.5.12 Structure of serial I/O1 control register 1	
_	3.5.13 Structure of serial I/O1 control register 2	
_	3.5.14 Structure of serial I/O1 register/Transfer counter	
	3.5.15 Structure of serial I/O1 control register 3	
	3.5.16 Structure of serial I/O2 control register	
_	3.5.17 Structure of serial I/O2 status register	
	3.5.18 Structure of serial I/O2 transmit/receive buffer register	
_	3.5.19 Structure of timer i	
_	3.5.20 Structure of timer 2	
_	3.5.21 Structure of PWM control register	
	3.5.22 Structure of timer 6 PWM register	
-	3.5.23 Structure of timer 12 mode register	
_	3.5.24 Structure of timer 34 mode register	
_	3.5.25 Structure of timer 56 mode register	
_	3.5.26 Structure of watchdog timer control register	
_	3.5.27 Structure of timer X (low-order, high-order)	
_	3.5.28 Structure of timer X mode register 1	
_	3.5.29 Structure of timer X mode register 2	
_	3.5.30 Structure of interrupt interval determination register	
_	3.5.31 Structure of interrupt interval determination control register	
_	3.5.32 Structure of A-D control register	
_	3.5.33 Structure of A-D conversion register (low-order)	
_	3.5.34 Structure of A-D conversion register (high-order)	
	3.5.35 Structure of interrupt source switch register	
_	3.5.36 Structure of interrupt edge selection register	
	3.5.37 Structure of CPU mode register	
_	3.5.38 Structure of interrupt request register 1	

Fig.	3.5.39 Structure of interrupt request register 2	3-55
Fig.	3.5.40 Structure of interrupt control register 1	3-56
Fig.	3.5.41 Structure of interrupt control register 2	3-57
Fig.	3.5.42 Structure of pull-up control register 1	3-58
Fig.	3.5.43 Structure of pull-up control register 2	3-58
Fig.	3.5.44 Structure of P1FLDRAM write disable register	3-59
Fig.	3.5.45 Structure of P3FLDRAM write disable register	3-60
Fig.	3.5.46 Structure of FLDC mode register	3-61
Fig.	3.5.47 Structure of Tdisp time set register	3-62
Fig.	3.5.48 Structure of Toff1 time set register	3-63
Fig.	3.5.49 Structure of Toff2 time set register	3-63
_	3.5.50 Structure of FLD data pointer/FLD data pointer reload register	
_	3.5.51 Structure of port P0FLD/Port switch register	
Fig.	3.5.52 Structure of port P2FLD/port switch register	3-65
_	3.5.53 Structure of port P8FLD/port switch register	
	3.5.54 Structure of port P8FLD output control register	
	3.5.55 Structure of buzzer output control register	
	3.12.1 Pin configuration of M35501FP	
_	3.12.2 Functional block diagram	
_	3.12.3 Port block diagram	
_	3.12.4 Digit setting	
	3.12.5 16-digit mode output waveform	
	3.12.6 Optional digit mode output waveform	
_	3.12.7 Cascade mode connection example: 17 digits or more selected	
_	3.12.8 Cascade mode output waveform	
_	3.12.9 Connection example with 38B5 Group microcomputer (1 to 16 digits)	
	3.12.10 Connection example with 38B5 Group microccomputer (17 to 32 digits)	
	3.12.11 Digit output waveform when reset signal is input	
_	3.12.12 Power-on reset circuit	
Fig.	3.12.13 Timing diagram	3-102

List of tables

CHAPTER 1 HARDWARE	
Table 1 Pin description (1) Table 2 Pin description (2) Table 3 List of supported products Table 4 Push and pop instructions of accumulator or processor status register Table 5 Set and clear instructions of each bit of processor status register Table 6 List of I/O port functions (1) Table 7 List of I/O port functions (2) Table 8 Interrupt vector addresses and priority Table 9 Pins in FLD automatic display mode Table 10 Relationship between low-order 6-bit data and setting period of ADD Table 11 Special programming adapter Table 12 Mask option type of pull-down resistor Table 13 Interrupt sources, vector addresses and interrupt priority Table 14 Relative formula for a reference voltage VREF of A-D converter and Vr Table 15 Change of A-D conversion register during A-D conversion	1-51-51-161-161-42 bit1-541-661-691-71
CHAPTER 2 APPLICATION	_
Table 2.1.1 Termination of unused pins Table 2.3.1 Setting examples of baud rate generator values and transfer bit rate.	te values
Table 2.4.1 FLD automatic display RAM map Table 2.4.2 FLD automatic display RAM map example Table 2.4.3 FLD automatic display RAM map Table 2.4.4 FLD automatic display RAM map example Table 2.4.5 FLD automatic display RAM map example Table 2.4.6 FLD automatic display RAM map	2-96 2-97 2-104 2-105
CHAPTER 3 APPENDIX	
Table 3.1.1 Absolute maximum ratings Table 3.1.2 Recommended operating conditions (1) Table 3.1.3 Recommended operating conditions (2) Table 3.1.4 Electrical characteristics (1) Table 3.1.5 Electrical characteristics (2) Table 3.1.6 A-D converter characteristics Table 3.1.7 Timing requirements Table 3.1.8 Switching characteristics Table 3.3.1 Programming adapter Table 3.3.2 PROM programmer address setting Table 3.12.1 Pin description Table 3.12.2 Absolute maximum ratings Table 3.12.3 Recommended operating conditions	3-3 3-4 3-5 3-5 3-6 3-24 3-24 3-92 3-100 3-100
Table 3.12.4 Recommended operating conditions Table 3.12.5 Electrical characteristics Table 3.12.6 Timing requirements	3-101

CHAPTER 1

HARDWARE

DESCRIPTION FEATURES APPLICATION PIN CONFIGURATION **FUNCTIONAL BLOCK** PIN DESCRIPTION PART NUMBERING **GROUP EXPANSION** FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING NOTES ON USE DATA REQUIRED FOR MASK **ORDERS** DATA REQUIRED FOR ROM WRITING **ORDERS** ROM PROGRAMMING METHOD MASK OPTION OF PULL-DOWN RESISTOR FUNCTIONAL DESCRIPTION **SUPPLEMENT**

DESCRIPTION/FEATURES/APPLICATION/PIN CONFIGURATION

DESCRIPTION

The 38B5 group is the 8-bit microcomputer based on the 740 family core technology.

The 38B5 group has six 8-bit timers, a 16-bit timer, a fluorescent display automatic display circuit, 12-channel 10-bit A-D converter, a serial I/O with automatic transfer function, which are available for controlling musical instruments and household appliances. The 38B5 group has variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 38B5 group, refer to the section on group expansion.

Built-in pull-down resistors connected to high-breakdown voltage ports are available by specifying with the mask option in some products. For the details, refer to the section on the mask option of pull-down resistor

FEATURES

•	Basic machine-language instructions 71
•	The minimum instruction execution time 0.48 μ s
	(at 4.19 MHz oscillation frequency)
•	Memory size
	ROM24K to 60K bytes
	RAM1024 to 2048 bytes
•	Programmable input/output ports 55
•	High-breakdown-voltage output ports
•	Software pull-up resistors (Ports P5, P61 to P65, P7, P84 to P87, P9)
•	Interrupts
•	Timers
•	Serial I/O1 (Clock-synchronized) 8-bit X 1
	(max. 256-byte automatic transfer function)

 Serial I/O2 (UART or Clock-synchronized)
8-bit X 1 (also functions as timer 6)
• A-D converter 10-bit X 12 channels
Fluorescent display function
Interrupt interval determination function
Watchdog timer
Buzzer output
2 Clock generating circuit
Main clock (XIN–XOUT)Internal feedback resistor
Sub-clock (XCIN-XCOUT) Without internal feedback resistor
(connect to external ceramic resonator or quartz-crystal
oscillator)
Power source voltage
In high-speed mode
(at 4.19 MHz oscillation frequency and high-speed selected)
In middle-speed mode
(at 4.19 MHz oscillation frequency and middle-speed selected)
In low-speed mode
(at 32 kHz oscillation frequency)
Power dissipation
In high-speed mode
(at 4.19 MHz oscillation frequency)
In low-speed mode
(at 32 kHz oscillation frequency, at 3 V power source voltage)

Operating temperature range −20 to 85 °C

APPLICATION

Musical instruments, VCR, household appliances, etc.




Fig. 1 Pin configuration of M38B5xMxH-XXXXFP

FUNCTIONAL BLOCK




Fig. 2 Functional block diagram

PIN DESCRIPTION

PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function
Vcc, Vss	Power source	Apply voltage of 4.0–5.5 V to Vcc, and 0 V to Vss.	
VEE	Pull-down	Apply voltage supplied to pull-down resistors of ports P0, P1, and P3.	
	power source		
VREF	Reference	Reference voltage input pin for A-D converter.	
	voltage		
AVss	Analog power	Analog power source input pin for A-D converter.	
	source	Connect to Vss.	
RESET	Reset input	Reset input pin for active "L."	
XIN	Clock input	Input and output pins for the main clock generating circuit.	
		 Feedback resistor is built in between XIN pin and XOUT pin. 	
VOLIT	Clock output	 Connect a ceramic resonator or quartz-crystal oscillator between the XIN and 	Xout pins to set the
Xout	Clock output	oscillation frequency.	
		• When an external clock is used, connect the clock source to the XIN pin and I	leave the Xout pin open.
		• The clock is used as the oscillating source of system clock.	
P0o/FLD8-	I/O port P0	• 8-bit I/O port.	FLD automatic display
P07/FLD15		• I/O direction register allows each pin to be individually programmed as either	pins
		input or output.	
		At reset, this port is set to input mode.	
		• A pull-down resistor is built in between port P0 and the VEE pin.	
		CMOS compatible input level.	
		High-breakdown-voltage P-channel open-drain output structure.	
		At reset, this port is set to VEE level.	
P10/FLD16-	Output port P1	8-bit output port.	FLD automatic display
P17/FLD23		A pull-down resistor is built in between port P1 and the VEE pin.	pins
		High-breakdown-voltage P-channel open-drain output structure.	
		At reset, this port is set to VEE level.	
P20/BUZ02/	I/O port P2	8-bit I/O port with the same function as port P0.	FLD automatic display
FLD ₀ –		Low-voltage input level.	pins
P27/FLD7		High-breakdown-voltage P-channel open-drain output structure.	Buzzer output pin (P20)
P30/FLD24-	Output port P3	8-bit output port.	FLD automatic display
P37/FLD31		 A pull-down resistor is built in between port P3 and the VEE pin. 	pins
		High-breakdown-voltage P-channel open-drain output structure.	
		At reset, this port is set to VEE level.	
P40/INTo,	I/O port P4	• 7-bit I/O port with the same function as port P0.	Interrupt input pins
P41/INT1,		CMOS compatible input level	In the mask option type P,
P42/INT3		N-channel open-drain output structure.	INT3 cannot be used.
P43/BUZ01			Buzzer output pin
P44/PWM1			PWM output pin
			(Timer output pin)
P45/T10UT,			Timer output pin
P46/T30UT			
P47/INT2	Input port P4	• 1-bit input port.	Interrupt input pin
		CMOS compatible input level.	

PIN DESCRIPTION

Table 2 Pin description (2)

Pin	Name	Function	Function except a port function
P50/SIN1,	I/O port P5	8-bit CMOS I/O port with the same function as port P0.	Serial I/O1 function pins
P51/Sout1,		CMOS compatible input level.	
P52/SCLK11,		CMOS 3-state output structure.	
P53/SCLK12			
P54/RxD,			Serial I/O2 function pins
P55/TxD,			
P56/SCLK21,			
P57/SRDY2/			
SCLK22			
P60/CNTR1	I/O port P6	• 1-bit I/O port with the same function as port P0.	Timer input pin
		CMOS compatible input level.	In the mask option type P,
		N-channel open-drain output structure.	CNTR ₁ cannot be used.
P61/CNTR0		• 5-bit CMOS I/O port with the same function as port P0.	Timer I/O pin
CNTR ₂		CMOS compatible input level.	
P62/SRDY1/		CMOS 3-state output structure.	Serial I/O1 function pin
AN ₈			A-D conversion input pin
P63/AN9			A-D conversion input pin
			Dimmer signal output pin
P64/INT4/			Serial I/O1 function pin
SBUSY1/AN10,			A-D conversion input pin
P65/SSTB1/			• Interrupt input pin (P64)
AN ₁₁			
P70/AN0-	I/O port P7	8-bit CMOS I/O port with the same function as port P0.	A-D conversion input pin
P77/AN7		CMOS compatible input level.	
		CMOS 3-state output structure.	
P80/FLD32-	I/O port P8	4-bit I/O port with the same function as port P0.	FLD automatic display pins
P83/FLD35		Low-voltage input level.	
		High-breakdown-voltage P-channel open-drain output structure.	
P84/FLD36		• 4-bit CMOS I/O port with the same function as port P0.	
P85/RTP0/		Low-voltage input level.	FLD automatic display pins
FLD37,		CMOS 3-state output structure	 Real time port output
P86/RTP1/			
FLD38			
P87/PWMo/			FLD automatic display pins
FLD39			• 14-bit PWM output
P90/Xcin,	I/O port P9	2-bit CMOS I/O port with the same function as port P0.	I/O pins for sub-clock generating
P91/Xcout		CMOS compatible input level.	circuit (connect a ceramic resona-
		CMOS 3-state output structure.	tor or a quarts-crystal oscillator)

PART NUMBERING

PART NUMBERING




Fig. 3 Part numbering

GROUP EXPANSION

Mitsubishi plans to expand the 38B5 group as follows:

Memory Type

Support for Mask ROM, One Time PROM and EPROM versions.

Memory Size

ROM/PROM size24K to 60K bytes

Package

80P6N-A 0.8 mm-pitch plastic molded QFP 80D0 0.8 mm-pitch ceramic LCC (EPROM version)




Fig. 4 Memory expansion plan

Currently supported products are listed below.

Table 3 List of supported	products			As of Nov. 1998
Product	(P) ROM size (bytes) ROM size for User ()	RAM size (bytes)	Package	Remarks
M38B57M6-XXXFP	24576 (24446)	1024	80P6N-A	Mask ROM version Corresponded to mask option
M38B57MCH-XXXXFP	49152 (49022)	1024	80P6N-A	Mask ROM version
M38B59MFH-XXXXFP	61440 (61310)	2048	80P6N-A	Mask ROM version Corresponded to mask option
M38B59EF-XXXFP	61440 (61310)	2048	80P6N-A	One Time PROM version
M38B59EFFP	61440 (61310)	2048	80P6N-A	One Time PROM version (blank)
M38B59EFFS	61440 (61310)	2048	80D0	EPROM version

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 38B5 group uses the standard 740 Family instruction set. Refer to the table of 740 Series addressing modes and machine instructions or the 740 Series Software Manual for details on the instruction set.

Machine-resident 740 Series instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 5 740 Family CPU register structure




Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

FUNCTIONAL DESCRIPTION

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

•Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

•Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

•Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

•Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

•Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

•Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

•Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	_	SET	_	-
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	_

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit etc.

The CPU mode register is allocated at address 003B16.




Fig. 7 Structure of CPU mode register

FUNCTIONAL DESCRIPTION

Memory Special function register (SFR) area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing, and the other areas are user areas for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM size (byte)	Address XXXX16		544	000016	SFR area 1	
192	00FF16		RAM	- 0040	0	Zero page
256	013F ₁₆			004016		Zoro pago
384	01BF ₁₆]]
512	023F ₁₆			010016		
640	02BF16					
768	033F ₁₆					
896	03BF16			XXXX16		
1024	043F ₁₆		_		Reserved area	
1536	063F ₁₆				Reserved area	
2048	083F ₁₆			044016	Not used (Note)	Ī
ROM area		1	1	0EF016 0EFF16	SFR area 2	
ROM size (byte)	Address YYYY16	Address ZZZZ16	ROM	0F00 ₁₆	RAM area for Serial I/O automatic transfer RAM area for FLD automatic display	
4096	F00016	F08016	KOW	0FFF ₁₆	Train area for 1 LD automatic display	:
8192	E00016	E08016		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Reserved ROM area	
12288	D00016	D08016			(common ROM area,128 byte)	
16384	C00016	C080 ₁₆		ZZZZ ₁₆	_	_
20480	B00016	B08016		ZZZZ16		
24576	A00016	A08016				
28672	900016	908016				
32768	800016	808016				
36864	700016	708016		FF0016	-	17
40960	600016	608016				
45056	500016	508016]
49152	400016	408016		FFDC ₁₆		Special pag
53248	300016	308016			Interrupt vector area	
57344	200016	208016		FFFE ₁₆	-	1
37344	100016	108016	1	FFFF16	Reserved ROM area	

Fig. 8 Memory map diagram

000016	Port P0 (P0)	002016	Timer 1 (T1)
000116	Port P0 direction register (P0D)	002116	Timer 2 (T2)
000216	Port P1 (P1)	002216	Timer 3 (T3)
000316		002316	Timer 4 (T4)
000416	Port P2 (P2)	002416	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616	Port P3 (P3)	002616	PWM control register (PWMCON)
000716		002716	Timer 6 PWM register (T6PWM)
000816	Port P4 (P4)	002816	Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
000A16	Port P5 (P5)	002A ₁₆	Timer 56 mode register (T56M)
000B16	Port P5 direction register (P5D)	002B ₁₆	Watchdog timer control register (WDTCON)
000C16	Port P6 (P6)	002C ₁₆	Timer X (low-order) (TXL)
000D16	Port P6 direction register (P6D)	002D ₁₆	Timer X (high-order) (TXH)
000E16	Port P7 (P7)	002E16	Timer X mode register 1 (TXM1)
000F16	Port P7 direction register (P7D)	002F16	Timer X mode register 2 (TXM2)
001016	Port P8 (P8)	003016	Interrupt interval determination register (IID)
001116	Port P8 direction register (P8D)	003116	Interrupt interval determination control register (IIDCO
001216	Port P9 (P9)	003216	A-D control register (ADCON)
001316	Port P9 direction register (P9D)	003316	A-D conversion register (low-order) (ADL)
001416	PWM register (high-order) (PWMH)	003416	A-D conversion register (high-order) (ADH)
001516	PWM register (low-order) (PWM L)	003516	
001616	Baud rate generator (BRG)	003616	
001716	UART control register (UARTCON)	003716	
001816	Serial I/O1 automatic transfer data pointer (SIO1DP)	003816	
001916	Serial I/O1 control register 1 (SIO1CON1)	003916	Interrupt source switch register (IFR)
001A ₁₆	Serial I/O1 control register 2 (SIO1CON2)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	Serial I/O1 register/Transfer counter (SIO1)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Serial I/O1 control register 3 (SIO1CON3)	003C ₁₆	Interrupt request register 1(IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D16	Interrupt request register 2(IREQ2)
001E ₁₆	Serial I/O2 status register (SIO2STS)	003E ₁₆	Interrupt control register 1(ICON1)
001F ₁₆	Serial I/O2 transmit/receive buffer register (TB/RB)	003F ₁₆	Interrupt control register 2(ICON2)
0EF016	Pull-up control register 1 (PULL1)	0EF8 ₁₆	FLD data pointer (FLDDP)
0EF116	Pull-up control register 2 (PULL2)	0EF9 ₁₆	Port P0FLD/port switch register (P0FPR)
0EF216	P1FLDRAM write disable register (P1FLDRAM)	0EFA ₁₆	Port P2FLD/port switch register (P2FPR)
0EF316	P3FLDRAM write disable register (P3FLDRAM)	0EFB ₁₆	Port P8FLD/port switch register (P8FPR)
0EF416	FLDC mode register (FLDM)	0EFC ₁₆	Port P8FLD output control register (P8FLDCON
0EF516	Tdisp time set register (TDISP)	0EFD16	Buzzer output control register (BUZCON)
0EF6 ₁₆	Toff1 time set register (TOFF1)	0EFE16	
0EF7 ₁₆	Toff2 time set register (TOFF2)	0EFF16	

Fig. 9 Memory map of special function register (SFR)

FUNCTIONAL DESCRIPTION

I/O Ports [Direction Registers] PiD

The 38B5 group has 55 programmable I/O pins arranged in eight individual I/O ports (P0, P2, P40–P46, and P5–P9). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that pin, that pin becomes an output pin. If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input (the bit corresponding to that pin must be set to "0") are floating and the value of that pin can be read. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

[High-Breakdown-Voltage Output Ports]

The 38B5 group has 5 ports with high-breakdown-voltage pins (ports P0–P3 and P80–P83). The high-breakdown-voltage ports have P-channel open-drain output with Vcc- 45 V of breakdown voltage. Each pin in ports P0, P1, and P3 has an internal pull-down resistor connected to VEE. At reset, the P-channel output transistor of each port latch is turned off, so that it goes to VEE level ("L") by the pull-down resistor.

Writing "1" (weak drivability) to bit 7 of the FLDC mode register (address 0EF4₁₆) shows the rising transition of the output transistors for reducing transient noise. At reset, bit 7 of the FLDC mode register is set to "0" (strong drivability).

[Pull-up Control Register] PULL

Ports P5, P61–P65, P7, P84–P87 and P9 have built-in programmable pull-up resistors. The pull-up resistors are valid only in the case that the each control bit is set to "1" and the corresponding port direction registers are set to input mode.




Fig. 10 Structure of pull-up control registers (PULL1 and PULL2)

FUNCTIONAL DESCRIPTION

Table 6 List of I/O port functions (1)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.
P0o/FLD8-	Port P0	Input/output,	ut/output, CMOS compatible input level FLD automatic display function		FLDC mode register	(1)
P07/FLD15		individual bits	High-breakdown voltage P-		Port P0FLD/port switch register	
			channel open-drain output			
			with pull-down resistor			
P10/FLD16-	Port P1	Output	High-breakdown voltage P-		FLDC mode register	(2)
P17/FLD23			channel open-drain output			
			with pull-down resistor			
P20/Buz02/	Port P2	Input/output,	Low-voltage input level	Buzzer output (P20)	FLDC mode register	(3)
FLD ₀		individual bits	High-breakdown voltage P-	FLD automatic display function	Port P2FLD/port switch register	
P21/FLD1-			channel open-drain output	FLD automatic display function	Buzzer output control register	(1)
P27/FLD7						
P30/FLD24-	Port P3	Output	High-breakdown voltage P-		FLDC mode register	(2)
P37/FLD31			channel open-drain output			
			with pull-down resistor			
P40/INTo,	Port P4	Input/output,	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(5-1)
P41/INT1,		individual bits	N-channel open-drain output	In the mask option type P, INT3		(5-2)
P42/INT3				cannot be used.		
P43/Buz01				Buzzer output	Buzzer output control register	(4)
P44/PWM1				PWM output	Timer 56 mode register	(6)
P45/T10UT				Timer output	Timer 12 mode register	(7)
P46/T30UT				Timer output	Timer 34 mode register	(7)
P47/INT2		Input	CMOS compatible input level	External interrput input	Interrupt edge selection register	(8)
					Interrupt interval determination	
					control register	
P50/SIN1	Port P5	Input/output,	CMOS compatible input level	Serial I/O1 function I/O	Serial I/O1 control register 1, 2	(9)
P51/Sout1,		individual bits	CMOS 3-state output			(10)
P52/SclK11,						
P53/SCLK12						
P54/RxD,				Serial I/O2 function I/O	Serial I/O2 control register	(9)
P55/TxD,					UART control register	(10)
P56/SCLK21						
P57/SRDY2/						(11)
SCLK22						` ,
P60/CNTR1	Port P6	-	CMOS compatible input level	External count input	Interrupt edge selection register	(5-1)
			N-channel open-drain output	· ·		(5-2)
P61/CNTR0/			CMOS compatible input level			(12)
CNTR ₂			CMOS 3-state output			` ,
P62/SRDY1/				Serial I/O1 function I/O	Serial I/O1 control register 1, 2	(13)
AN ₈				A-D conversion input	A-D control register	` ,
P63/AN9				A-D conversion input	A-D control register	(14)
				Dimmer signal output	P8FLD output control bit	()
P64/INT4/				Serial I/O1 function I/O	Serial I/O1 control register 1, 2	(15)
SBUSY1/AN10				A-D conversion input	A-D control register	(- /
				External interrupt input	Interrupt edge selection register	
P65/SSTB1/				Serial I/O1 function I/O	Serial I/O1 control register 1, 2	(16)
AN11				A-D conversion input	A-D control register	(10)
P70/AN0-	Port P7	-		A-D conversion input	A-D control register	(14)
		1	I	· · = 000.0	00 0 09.0.01	(''')

FUNCTIONAL DESCRIPTION

Table 7 List of I/O port functions (2)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.
P80/FLD32-	Port P8	Input/output,	Low-voltage input level	FLD automatic display function	FLDC mode register	(1)
P83/FLD35		individual bits	High-breakdown voltage P-		Port P8FLD/port switch register	
			channel open-drain output			
P84/FLD36			Low-voltage input level			(17)
P85/RTP0/			CMOS 3-state output	FLD automatic display function	FLDC mode register	(18)
FLD37,				Real time port output	Port P8FLD/port switch register	
P86/RTP1/					Timer X mode register 2	
FLD38						
P87/PWM0/				FLD automatic display function	FLDC mode register	(19)
FLD39				PWM output	Port P8FLD/port switch register	
					PWM control register	
P90/XCIN	Port P9		CMOS compatible input level	Sub-clock generating circuit I/O	CPU mode register	(20)
P91/Xcout			CMOS 3-state output			(21)

Notes 1 : How to use double-function ports as function I/O ports, refer to the applicable sections.

^{2:} Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.




Fig. 11 Port block diagram (1)

FUNCTIONAL DESCRIPTION




Fig. 12 Port block diagram (2)




Fig. 13 Port block diagram (3)

FUNCTIONAL DESCRIPTION

Interrupts

Interrupts occur by twenty one sources: five external, fifteen internal, and one software.

(1) Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0." Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

(2) Interrupt Operation

Upon acceptance of an interrupt the following operations are automatically performed:

- 1. The contents of the program counter and processor status register are automatically pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

■Notes on Use

When the active edge of an external interrupt (INTo–INT4) is set or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, please take following sequence:

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge in interrupt edge selection register
- (3) Clear the set interrupt request bit to "0."
- (4) Enable the external interrupt which is selected.

FUNCTIONAL DESCRIPTION

Table 8 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks
		High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA ₁₆	At detection of either rising or falling edge of	External interrupt
				INTo input	(active edge selectable)
INT ₁	3	FFF916	FFF816	At detection of either rising or falling edge of	External interrupt
				INT1 input	(active edge selectable)
INT ₂	4	FFF716	FFF616	At detection of either rising or falling edge of	External interrupt
				INT2 input	(active edge selectable)
Remote control/				At 8-bit counter overflow	Valid when interrupt interval
counter overflow					determination is operating
Serial I/O1	5	FFF516	FFF416	At completion of data transfer	Valid when serial I/O ordinary
					mode is selected
Serial I/O auto-				At completion of the last data transfer	Valid when serial I/O automatic
matic transfer					transfer mode is selected
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer 1	7	FFF1 ₁₆	FFF016	At timer 1 underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	STP release timer underflow
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
Timer 4	10	FFEB ₁₆	FFEA ₁₆	At timer 4 underflow	(Note 3)
Timer 5	11	FFE916	FFE816	At timer 5 underflow	
Timer 6	12	FFE716	FFE616	At timer 6 underflow	
Serial I/O2 receive	13	FFE516	FFE416	At completion of serial I/O2 data receive	
INT ₃	14	FFE316	FFE216	At detection of either rising or falling edge of	External interrupt (Note 4)
				INT3 input	(active edge selectable)
Serial I/O2 transmit				At completion of serial I/O2 data transmit	
INT4	15	FFE116	FFE016	At detection of either rising or falling edge of	External interrupt
				INT4 input	(active edge selectable)
					Valid when INT4 interrupt is selected
A-D conversion				At completion of A-D conversion	Valid when A-D conversion is selected
FLD blanking	16	FFDF16	FFDE16	At falling edge of the last timing immediately	Valid when FLD blanking
				before blanking period starts	interrupt is selected
FLD digit				At rising edge of digit (each timing)	Valid when FLD digit interrupt is selected
BRK instruction	17	FFDD16	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Notes 1 : Vector addresses contain interrupt jump destination addresses.

- 2: Reset function in the same way as an interrupt with the highest priority.
- 3: In the mask option type P, timer 4 interrupt whose count source is CNTR1 input cannot be used.
- 4: In the mask option type P, INT3 interrupt cannot be used.

FUNCTIONAL DESCRIPTION




Fig. 14 Interrupt control




Fig. 15 Structure of interrupt related registers

Timers 8-Bit Timer

The 38B5 group has six built-in timers: Timer 1, Timer 2, Timer 3, Timer 4, Timer 5, and Timer 6.

Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches "0016," an underflow occurs with the next count pulse. Then the contents of the timer latch is reloaded into the timer and the timer continues down-counting. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1."

The count can be stopped by setting the stop bit of each timer to "1." The internal system clock can be set to either the high-speed mode or low-speed mode with the CPU mode register. At the same time, timer internal count source is switched to either f(XIN) or f(XCIN).

Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register. A rectangular waveform of timer 1 underflow signal divided by 2 can be output from the P45/T10UT pin. The active edge of the external clock CNTR0 can be switched with the bit 6 of the interrupt edge selection register.

At reset or when executing the STP instruction, all bits of the timer 12 mode register are cleared to "0," timer 1 is set to "FF16," and timer 2 is set to "0116."

Timer 3. Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. A rectangular waveform of timer 3 underflow signal divided by 2 can be output from the P46/T30UT pin. The active edge of the external clock CNTR1 (Note) can be switched with the bit 7 of the interrupt edge selection register.

Note: In the mask option type P, CNTR1 function cannot be used.

●Timer 5, Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register. A rectangular waveform of timer 6 underflow signal divided by 2 can be output from the P44/PWM1 pin.

●Timer 6 PWM1 Mode

Timer 6 can output a PWM rectangular waveform with "H" duty cycle n/(n+m) from the P44/PWM1 pin by setting the timer 56 mode register (refer to Figure 18). The n is the value set in timer 6 latch (address 002516) and m is the value in the timer 6 PWM register (address 002716). If n is "0," the PWM output is "L," if m is "0," the PWM output is "H" (n = 0 is prior than m = 0). In the PWM mode, interrupts occur at the rising edge of the PWM output.




Fig. 16 Structure of timer related register




Fig. 17 Block diagram of timer




Fig. 18 Timing chart of timer 6 PWM1 mode

FUNCTIONAL DESCRIPTION

16-Bit Timer

Timer X is a 16-bit timer that can be selected in one of four modes by the Timer X mode registers 1, 2 and can be controlled the timer X write and the real time port by setting the timer X mode registers. Read and write operation on 16-bit timer must be performed for both high- and low-order bytes. When reading a 16-bit timer, read from the high-order byte first. When writing to 16-bit timer, write to the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during write operation, or when writing during read operation.

●Timer X

Timer X is a down-counter. When the timer reaches "000016," an underflow occurs with the next count pulse. Then the contents of the timer latch is reloaded into the timer and the timer continues down-counting. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1."

(1) Timer mode

A count source can be selected by setting the Timer X count source selection bits (bits 1 and 2) of the Timer X mode register 1.

(2) Pulse output mode

Each time the timer underflows, a signal output from the CNTR2 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR2 pin to output.

(3) Event counter mode

The timer counts signals input through the CNTR2 pin. Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR2 pin to input.

(4) Pulse width measurement mode

A count source can be selected by setting the Timer X count source selection bits (bits 1 and 2) of the Timer X mode register 1. When CNTR2 active edge switch bit is "0," the timer counts while the input signal of the CNTR2 pin is at "H." When it is "1," the timer counts while the input signal of the CNTR2 pin is at "L." When using a timer in this mode, set the port shared with the CNTR2 pin to input.

■ Note

•Timer X Write Control

If the timer X write control bit is "0," when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1," when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

When the value is written in latch only, unexpected value may be set in the high-order counter if the writing in high-order latch and the underflow of timer X are performed at the same timing.

•Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P85 and P86 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to "1," data are output without the timer X.) When the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 19 Block diagram of timer X




Fig. 20 Structure of timer X related registers

FUNCTIONAL DESCRIPTION

Serial I/O

●Serial I/O1

Serial I/O1 is used as the clock synchronous serial I/O and has an ordinary mode and an automatic transfer mode. In the automatic transfer mode, serial transfer is performed through the serial I/O automatic transfer RAM which has up to 256 bytes (addresses 0F0016 to 0FFF16: addresses 0F6016 to 0FFF16 are also used as

FLD automatic display RAM).

The P62/SRDY1/AN8, P64/INT4/SBUSY1/AN10, and P65/SSTB1/AN11 pins each have a handshake I/O signal function and can select either "H" active or "L" active for active logic.




Fig. 21 Block diagram of serial I/O1




Fig. 22 Structure of serial I/O1 control registers 1, 2

FUNCTIONAL DESCRIPTION

(1) Serial I/O1 Operation

Either the internal synchronous clock or external synchronous clock can be selected by the serial I/O1 synchronous clock selection bits (b2 and b3 of address 0019₁₆) of serial I/O1 control register 1 as synchronous clock for serial transfer.

The internal synchronous clock has a built-in dedicated divider where 7 different clocks are selected by the internal synchronous clock selection bits (b5, b6 and b7 of address 001C₁₆) of serial I/O1 control register 3.

The P62/SRDY1/AN8, P64/INT4/SBUSY1/AN10, and P65/SSTB1/AN11 pins each select either I/O port or handshake I/O signal by the serial I/O1 synchronous clock selection bits (b2 and b3 of address 001916) of serial I/O1 control register 1 as well as the P62/SRDY1 • P64/SBUSY1 pin control bits (b0 to b3 of address 001A16) of serial I/O1 control register 2.

For the South being used as an output pin, either CMOS output or N-channel open-drain output is selected by the P51/South P-channel output disable bit (b7 of address 001A16) of serial I/O1 control register 2.

Either output active or high-impedance can be selected as a SOUT1 pin state at serial non-transfer by the SOUT1 pin control bit (b6 of address 001A16) of serial I/O1 control register 2. However, when the external synchronous clock is selected, perform the following setup to put the SOUT1 pin into a high-impedance state.

When the SCLK1 input is "H" after completion of transfer, set the SOUT1 pin control bit to "1."

When the Sclk1 input goes to "L" after the start of the next serial transfer, the Sout1 pin control bit is automatically reset to "0" and put into an output active state.

Regardless of whether the internal synchronous clock or external synchronous clock is selected, the full duplex mode and the transmit-only mode are available for serial transfer, one of which is selected by the transfer mode selection bit (b5 of address 001916) of serial I/O1 control register 1.

Either LSB first or MSB first is selected for the I/O sequence of the serial transfer bit strings by the transfer direction selection bit (b6 of address 001916) of serial I/O1 control register 1.

When using serial I/O1, first select either 8-bit serial I/O or automatic transfer serial I/O by the serial transfer selection bits (b0 and b1 of address 001916) of serial I/O1 control register 1, after completion of the above bit setup. Next, set the serial I/O initialization bit (b4 of address 001916) of serial I/O1 control register 1 to "1" (Serial I/O enable).

When stopping serial transfer while data is being transferred, regardless of whether the internal or external synchronous clock is selected, reset the serial I/O initialization bit (b4) to "0."




Fig. 23 Structure of serial I/O1 control register 3

(2) 8-bit Serial I/O Mode

Address 001B₁₆ is assigned to the serial I/O1 register.

When the internal synchronous clock is selected, a serial transfer of the 8-bit serial I/O is started by a write signal to the serial I/O1 register (address 001B16).

The serial transfer status flag (b5 of address 001A₁₆) of serial I/O1 control register 2 indicates the shift register status of serial I/O1, and is set to "1" by writing into the serial I/O1 register, which becomes a transfer start trigger and reset to "0" after completion of 8-bit transfer. At the same time, a serial I/O1 interrupt request occurs. When the external synchronous clock is selected, the contents of the serial I/O1 register are continuously shifted while transfer clocks are input to Sclk1. Therefore, the clock needs to be controlled externally.

(3) Automatic Transfer Serial I/O Mode

The serial I/O1 automatic transfer controller controls the write and read operations of the serial I/O1 register, so the function of address 001B₁₆ is used as a transfer counter (1-byte units).

When performing serial transfer through the serial I/O automatic transfer RAM (addresses 0F0016 to 0FFF16), it is necessary to set the serial I/O1 automatic transfer data pointer (address 001816) beforehand.

Input the low-order 8 bits of the first data store address to be serially transferred to the automatic transfer data pointer set bits.

When the internal synchronous clock is selected, the transfer interval for each 1-byte data can be set by the automatic transfer interval set bits (b0 to b4 of address 001C₁₆) of serial I/O1 control register 3 in the following cases:

- 1. When using no handshake signal
- 2. When using the SRDY1 output, SBUSY1 output, and SSTB1 output of the handshake signal independently
- When using a combination of SRDY1 output and SSTB1 output or a combination of SBUSY1 output and SSTB1 output of the handshake signal

It is possible to select one of 32 different values, namely 2 to 33 cycles of the transfer clock, as a setting value.

When using the SBUSY1 output and selecting the SBUSY1 output • SSTB1 output function selection bit (b4 of address 001A16) of serial I/O1 control register 2 as the signal for all transfer data, provided

that the automatic transfer interval setting is valid, a transfer interval is placed before the start of transmission/reception of the first data and after the end of transmission/reception of the last data.

For SSTB1 output, regardless of the contents of the SBUSY1 output • SSTB1 output function selection bit (b4), the transfer interval for each 1-byte data is longer than the set value by 2 cycles.

Furthermore, when using a combination of SBUSY1 output and SSTB1 output as a signal for all transfer data, the transfer interval after the end of transmission/reception of the last data is longer than the set value by 2 cycles.

When the external synchronous clock is selected, automatic transfer interval setting is disabled.

After completion of the above bit setup, if the internal synchronous clock is selected, automatic serial transfer is started by writing the value of "number of transfer bytes - 1" into the transfer counter (address 001B₁₆).

When the external synchronous clock is selected, write the value of "number of transfer bytes - 1" into the transfer counter and input an internal system clock interval of 5 cycles or more. After that, input transfer clock to Sclk1.

As a transfer interval for each 1-byte data transfer, input an internal system clock interval of 5 cycles or more from the clock rise time of the last bit.

Regardless of whether the internal or external synchronous clock is selected, the automatic transfer data pointer and the transfer counter are decremented after each 1-byte data is received and then written into the automatic transfer RAM. The serial transfer status flag (b5 of address 001A16) is set to "1" by writing data into the transfer counter. Writing data becomes a transfer start trigger, and the serial transfer status flag is reset to "0" after the last data is written into the automatic transfer RAM. At the same time, a serial I/O1 interrupt request occurs.

The values written in the automatic transfer data pointer set bits (b0 to b7 of address 001816) and the automatic transfer interval set bits (b0 to b4 of address 001C16) are held in the latch.

When data is written into the transfer counter, the values latched in the automatic transfer data pointer set bits (b0 to b7) and the automatic transfer interval set bits (b0 to b4) are transferred to the decrement counter.




Fig. 24 Structure of serial I/O1 automatic transfer data pointer




Fig. 25 Automatic transfer serial I/O operation

(4) Handshake Signal

1. SSTB1 output signal

The SSTB1 output is a signal to inform an end of transmission/reception to the serial transfer destination . The SSTB1 output signal can be used only when the internal synchronous clock is selected. In the initial status, namely, in the status in which the serial I/O initialization bit (b4) is reset to "0," the SSTB1 output goes to "L," or the $\overline{\text{SSTB1}}$ output goes to "H."

At the end of transmit/receive operation, when the data of the serial I/O1 register is all output from Sout1, pulses are output in the period of 1 cycle of the transfer clock so as to cause the Sstb1 output to go "H" or the Sstb1 output to go "L." After that, each pulse is returned to the initial status in which Sstb1 output goes to "L" or the Sstb1 output goes to "H."

Furthermore, after 1 cycle, the serial transfer status flag (b5) is reset to "0."

In the automatic transfer serial I/O mode, whether the SSTB1 output is to be active at an end of each 1-byte data or after completion of transfer of all data can be selected by the SBUSY1 output • SSTB1 output function selection bit (b4 of address 001A16) of serial I/O1 control register 2.




Fig. 26 SstB1 output operation

2. SBUSY1 input signal

The SBUSY1 input is a signal which receives a request for a stop of transmission/reception from the serial transfer destination.

When the internal synchronous clock is selected, input an "H" level signal into the Sbusy1 input and an "L" level signal into the $\overline{\text{Sbusy1}}$ input in the initial status in which transfer is stopped.

When starting a transmit/receive operation, input an "L" level signal into the Sbusy1 input and an "H" level signal into the Sbusy1 input in the period of 1.5 cycles or more of the transfer clock. Then, transfer clocks are output from the Sclk1 output.

When an "H" level signal is input into the SBUSY1 input and an "L" level signal into the SBUSY1 input after a transmit/receive operation is started, this transmit/receive operation are not stopped immediately and the transfer clocks from the SCLK1 output is not stopped until the specified number of bits are transmitted and received.

The handshake unit of the 8-bit serial I/O is 8 bits and that of the automatic transfer serial I/O is 8 bits.




Fig. 27 Sbusy1 input operation (internal synchronous clock)

When the external synchronous clock is selected, input an "H" level signal into the Sbusy1 input and an "L" level signal into the Sbusy1 input in the initial status in which transfer is stopped. At this time, the transfer clocks to be input in Sclk1 become invalid.

During serial transfer, the transfer clocks to be input in SCLK1 become valid, enabling a transmit/receive operation, while an "L" level signal is input into the SBUSY1 input and an "H" level signal is input into the SBUSY1 input.

When changing the input values in the Sbusy1 input and the Sbusy1 input at these operations, change them when the Sclk1 input is in a high state.

When the high impedance of the South output is selected by the South pin control bit (b6), the South output becomes active, enabling serial transfer by inputting a transfer clock to Sclk1, while an "L" level signal is input into the Sbusy1 input and an "H" level signal is input into the $\overline{\text{Sbusy1}}$ input.




Fig. 28 SBUSY1 input operation (external synchronous clock)

3. SBUSY1 output signal

The SBUSY1 output is a signal which requests a stop of transmission/reception to the serial transfer destination. In the automatic transfer serial I/O mode, regardless of the internal or external synchronous clock, whether the SBUSY1 output is to be active at transfer of each 1-byte data or during transfer of all data can be selected by the SBUSY1 output • SSTB1 output function selection bit (b4). In the initial status, the status in which the serial I/O initialization bit (b4) is reset to "0," the SBUSY1 output goes to "H" and the SBUSY1 output goes to "L."

FUNCTIONAL DESCRIPTION

When the internal synchronous clock is selected, in the 8-bit serial I/O mode and the automatic transfer serial I/O mode (SBUSY1 output function outputs in 1-byte units), the SBUSY1 output goes to "L" and the SBUSY1 output goes to "H" before 0.5 cycle (transfer clock) of the timing at which the transfer clock from the SCLK1 output goes to "L" at a start of transmit/receive operation.

In the automatic transfer serial I/O mode (the SBUSY1 output function outputs all transfer data), the SBUSY1 output goes to "L" and the SBUSY1 output goes to "H" when the first transmit data is written into the serial I/O1 register (address 001B16).

When the external synchronous clock is selected, the SBUSY1 output goes to "L" and the SBUSY1 output goes to "H" when transmit

data is written into the serial I/O1 register to start a transmit operation, regardless of the serial I/O transfer mode.

At termination of transmit/receive operation, the Sbusy1 output returns to "H" and the $\overline{\text{Sbusy1}}$ output returns to "L", the initial status, when the serial transfer status flag is set to "0", regardless of whether the internal or external synchronous clock is selected.

Furthermore, in the automatic transfer serial I/O mode (SBUSY1 output function outputs in 1-byte units), the SBUSY1 output goes to "H" and the SBUSY1 output goes to "L" each time 1-byte of receive data is written into the automatic transfer RAM.




Fig. 29 SBUSY1 output operation (internal synchronous clock, 8-bits serial I/O)




Fig. 30 SBUSY1 output operation (external synchronous clock, 8-bits serial I/O)




Fig. 31 SBUSY1 output operation in automatic transfer serial I/O mode (internal synchronous clock, SBUSY1 output function outputs each 1-byte)

4. SRDY1 output signal

The SRDY1 output is a transmit/receive enable signal which informs the serial transfer destination that transmit/receive is ready. In the initial status, when the serial I/O initialization bit (b4) is reset to "0," the SRDY1 output goes to "L" and the $\overline{\text{SRDY1}}$ output goes to "H". After transmitted data is stored in the serial I/O1 register (address 001B16) and a transmit/receive operation becomes ready, the SRDY1 output goes to "H" and the $\overline{\text{SRDY1}}$ output goes to "L". When a transmit/receive operation is started and the transfer clock goes to "L", the SRDY1 output goes to "L" and the $\overline{\text{SRDY1}}$ output goes to "H".

5. SRDY1 input signal

The SRDY1 input signal becomes valid only when the SRDY1 input and the SBUSY1 output are used. The SRDY1 input is a signal for receiving a transmit/receive ready completion signal from the serial transfer destination.

When the internal synchronous clock is selected, input a low level signal into the SRDY1 input and a high level signal into the $\overline{\text{SRDY1}}$ input in the initial status in which the transfer is stopped.

When an "H" level signal is input into the SRDY1 input and an "L" level signal is input into the SRDY1 input for a period of 1.5 cycles or more of transfer clock, transfer clocks are output from the SCLK1 output and a transmit/receive operation is started.

After the transmit/receive operation is started and an "L" level signal is input into the SRDY1 input and an "H" level signal into the SRDY1 input, this operation cannot be immediately stopped.

After the specified number of bits are transmitted and received, the transfer clocks from the Sclk1 output is stopped. The handshake unit of the 8-bit serial I/O and that of the automatic transfer serial I/O are of 8 bits.

When the external synchronous clock is selected, the SRDY1 input becomes one of the triggers to output the SBUSY1 signal.

To start a transmit/receive operation (SBUSY1 output: "L," SBUSY1 output: "H"), input an "H" level signal into the SRDY1 input and an "L" level signal into the SRDY1 input, and also write transmit data into the serial I/O1 register.




Fig. 32 SRDY1 output operation




Fig. 33 SRDY1 input operation (internal synchronous clock)

FUNCTIONAL DESCRIPTION




Fig. 34 Handshake operation at serial I/O1 mutual connecting (1)




Fig. 35 Handshake operation at serial I/O1 mutual connecting (2)

Serial I/O2

Serial I/O2 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation during serial I/O2 operation.

(1) Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode can be selected by setting the serial I/O2 mode selection bit (b6) of the serial I/O2 control reg-

ister (address 001D16) to "1." For clock synchronous serial I/O, the transmitter and the receiver must use the same clock for serial I/O2 operation. If an internal clock is used, transmit/receive is started by a write signal to the serial I/O2 transmit/receive buffer register (TB/RB) (address 001F16).

When P57 (SCLK22) is selected as a clock I/O pin, SRDY2 output function is invalid, and P56 (SCLK21) is used as an I/O port.




Fig. 36 Block diagram of clock synchronous serial I/O2




Fig. 37 Operation of clock synchronous serial I/O2 function

FUNCTIONAL DESCRIPTION

(2) Asynchronous Serial I/O (UART) Mode

The asynchronous serial I/O (UART) mode can be selected by clearing the serial I/O2 mode selection bit (b6) of the serial I/O2 control register (address 001D16) to "0." Eight serial data transfer formats can be selected and the transfer formats used by the transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer (the two buffers have the same address in memory). Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can receive 2-byte data continuously.




Fig. 38 Block diagram of UART serial I/O2




Fig. 39 Operation of UART serial I/O2 function

[Serial I/O2 Control Register] SIO2CON (001D16)

The serial I/O2 control register contains eight control bits for serial I/O2 functions.

[UART Control Register] UARTCON (001716)

This is a 7 bit register containing four control bits, which are valid when UART is selected, two control bits, which are valid when using serial I/O2, and one control bit, which is always valid.

Data format of serial data receive/transfer and the output structure of the P55/TxD pin, etc. are set by this register.

[Serial I/O2 Status Register] SIO2STS (001E16)

The read-only serial I/O2 status register consists of seven flags (b0 to b6) which indicate the operating status of the serial I/O2 function and various errors. Three of the flags (b4 to b6) are only valid in the UART mode. The receive buffer full flag (b1) is cleared to "0" when the receive buffer is read.

The error detection is performed at the same time data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A writing to the serial I/O2 status regis-

ter clears error flags OE, PE, FE, and SE (b3 to b6, respectively). Writing "0" to the serial I/O2 enable bit (SIOE: b7 of the serial I/O2 control register) also clears all the status flags, including the error flags.

All bits of the serial I/O2 status register are initialized to "0" at reset, but if the transmit enable bit (b4) of the serial I/O2 control register has been set to "1," the transmit shift register shift completion flag (b2) and the transmit buffer empty flag (b0) become "1."

[Serial I/O2 Transmit Buffer Register/Receive Buffer Register] TB/RB (001F16)

The transmit buffer and the receive buffer are located in the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Baud Rate Generator] BRG (001616)

The baud rate generator determines the baud rate for serial transfer. With the 8-bit counter having a reload register, the baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.




Fig. 40 Structure of serial I/O2 related register

FUNCTIONAL DESCRIPTION

FLD Controller

The 38B5 group has fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- •40 pins for FLD control pins
- •FLDC mode register
- •FLD data pointer
- •FLD data pointer reload register
- •Tdisp time set register

- •Toff1 time set register
- •Toff2 time set register
- •Port P0FLD/port switch register
- •Port P2FLD/port switch register
- •Port P8FLD/port switch register
- Port P8 FLD output control register
- •FLD automatic display RAM (max. 160 bytes)

A gradation display mode can be used for bright/dark display as a display function.




Fig. 41 Block diagram for FLD control circuit

[FLDC Mode Register] FLDM

The FLDC mode register is a 8-bit register respectively which is used to control the FLD automatic display and to set the blanking time Tscan for key-scan.




Fig. 42 Structure of FLDC mode register

FUNCTIONAL DESCRIPTION

FLD automatic display pins

When the automatic display control bits of the FLDC mode register (address 0EF4₁₆) are set to "1," the ports of P0, P1, P2, P3 and P8 are used as FLD automatic display pins.

When using the FLD automatic display mode, set each port to the FLD pin or the general-purpose port using the respective switch register in accordance with the number of segments and the number of digits.

This setting is performed by writing a value into the FLD/port switch register (addresses 0EF916 to 0EFB16) of each port.

This setting can be performed in units of bit. When "0" is set, the port is set to the general-purpose port. When "1" is set, the port is set to the FLD pin. There is no restriction on whether the FLD pin is to be used as a segment pin or a digit pin.

Table 9 Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method
P0, P2,	FLD0-FLD15	The individual bits of the FLD/port switch register (addresses 0EF916-0EFB16) can be set each pin
P80-P83	FLD32-FLD35	either FLD port ("1") or general-purpose port ("0").
P1, P3	FLD16-FLD31	None (FLD only)
P84-P87	FLD36-FLD39	The individual bits of the FLD/port switch register (address 0EFB16) can be set each pin to either
		FLD port ("1") or general-purpose port ("0").
		The output can be reversed by the port P8 FLD output control register (address 0EFC ₁₆).
		The port output format is the CMOS output format. When using the port as a display pin, a driver
		must be installed externally.




Fig. 43 Segment/Digit setting example

FLD automatic display RAM

The FLD automatic display RAM uses the 160 bytes of addresses 0F6016 to 0FFF16. For FLD, the 3 modes of 16-timing ordinary mode, 16-timing gradation display mode and 32-timing mode are available depending on the number of timings and the presence/absence of gradation display.

The automatic display RAM in each mode is as follows:

- (1) 16-timing•Ordinary Mode
 - The 80 bytes of addresses 0FB016 to 0FFF16 are used as a FLD display data store area. Because addresses 0F6016 to 0FAF16 are not used as the automatic display RAM, they can be the ordinary RAM or serial I/O automatic transfer RAM.
- (2) 16-timing•Gradation Display Mode

 The 160 bytes of addresses 0F6016 to 0FFF16 are used. The 80 bytes of addresses 0FB016 to 0FFF16 are used as an FLD display data store area, while the 80 bytes of addresses 0F6016 to
- (3) 32-timing Mode

The 160 bytes of addresses 0F6016 to 0FFF16 are used as an FLD display data store area.

0FAF₁₆ are used as a gradation display control data store area.

[FLD Data Pointer and FLD Data Pointer Reload Register] FLDDP (0EF816)

Both the FLD data pointer and FLD data pointer reload register are 8-bit registers assigned at address 0EF8₁₆. When writing data to this address, the data is written to the FLD data pointer reload register; when reading data from this address, the value in the FLD data pointer is read.




Fig. 44 FLD automatic display RAM assignment

FUNCTIONAL DESCRIPTION

Data setup

(1) 16-timing•Ordinary Mode

The area of addresses 0FB016 to 0FFF16 are used as a FLD automatic display RAM.

When data is stored in the FLD automatic display RAM, the last data of FLD port P2 is stored at address 0FB016, the last data of FLD port P0 is stored at address 0FC016, the last data of FLD port P1 is stored at address 0FD016, the last data of FLD port P3 is stored at address 0FE016, and the last data of FLD port P8 is stored at address 0FF016, to assign in sequence from the last data respectively.

The first data of the FLD port P2, P0, P1, P3, and P8 is stored at an address which adds the value of (the timing number – 1) to the corresponding address 0FB0₁₆, 0FC0₁₆, 0FD0₁₆, 0FE0₁₆, and 0FF0₁₆.

Set the FLD data pointer reload register to the value given by the timing number - 1. "1" is always written to bits 7, 6, and 5. Note that "0" is always read from bits 7, 6, and 5 when reading. "1" is always set to bit 4, but this bit become written value when reading.

(2) 16-timing•Gradation Display Mode

Display data setting is performed in the same way as that of the 16-timing•ordinary mode. Gradation display control data is arranged at an address resulting from subtracting 005016 from the display data store address of each timing and pin. Bright display is performed by setting "0," and dark display is performed by setting "1."

Set the FLD data pointer reload register to the value given by the timing number - 1. "1" is always written to bits 7, 6, and 5. Note that "0" is always read from bits 7, 6, and 5 when reading. "1" is always set to bit 4, but this bit become written value when reading.

(3) 32-timing Mode

The area of addresses 0F6016 to 0FFF16 are used as a FLD automatic display RAM. When data is stored in the FLD automatic display RAM, the last data of FLD port P2 is stored at address 0F6016, the last data of FLD port P0 is stored at address 0F8016, the last data of FLD port P1 is stored at address 0FA016, the last data of FLD port P3 is stored at address 0FC016, and the last data of FLD port P8 is stored at address 0FE016, to assign in sequence from the last data respectively.

The first data of the FLD port P2, P0, P1, P3, and P8 is stored at an address which adds the value of (the timing number -1) to the corresponding address 0F6016, 0F8016, 0FA016, 0FC016, and 0FE016.

Set the FLD data pointer reload register to the value given by the timing number –1. "1" is always written to bits 7, 6, and 5. Note that "0" is always read from bits 7, 6, and 5 when reading.




Fig. 45 Example of using FLD automatic display RAM in 16-timing-ordinary mode




Fig. 46 Example of using FLD automatic display RAM in 16-timing-gradation display mode




Fig. 47 Example of using FLD automatic display RAM in 32-timing mode

Digit data protect function

The FLD automatic display RAM is provided with a data protect function that disables the RAM area data to be rewritten as digit data.

This function can disable data from being written in optional bits in the RAM area corresponding to P1 to P3. A programming load can be reduced by protecting an area that requires no change after data such as digit data is written.

Write digit data beforehand; then set "1" in the corresponding bits. With this, the setting is completed.

The data protect area becomes the maximum RAM area of P1 and P3. For example, when bit 0 of P1 is protected in the 16-timing•ordinary mode, bits 0 of RAM addresses 0FD016 to 0FDF16 can be protected. Likewise, in the 16-timing•gradation display mode, bits 0 of addresses 0FD016 to 0FDF16 and 0F8016 to 0F8F16 can be protected. In the 32-timing mode, bits 0 of addresses 0FA016 to 0FBF16 can be protected.




Fig. 48 Structure of FLDRAM write disable register

FUNCTIONAL DESCRIPTION

Setting method when using the grid scan type FLD

When using the grid scan type FLD, set "1" in the RAM area corresponding to the digit ports that output "1" at each timing. Set "0" in the RAM area corresponding to the other digit ports.




Fig. 49 Example of digit timing using grid scan type




Fig. 50 Example of using FLD automatic display RAM using grid scan type

Timing setting

Each timing is set by the FLDC mode register, Tdisp time set register, Toff1 time set register, and Toff2 time set register.

Tdisp time setting

Set the Tdisp time by the Tdisp counter count source selection bit of the FLDC mode register and the Tdisp time set register. Supposing that the value of the Tdisp time set register is n, the Tdisp time is represented as $Tdisp = (n+1) \times t$ (t: count source synchronization).

When the Tdisp counter count source selection bit of the FLDC mode register is "0" and the value of the Tdisp time set register is 200 (C816), the Tdisp time is: Tdisp = (200+1) \times 4 (at XIN= 4 MHz) = 804 μ s. When reading the Tdisp time set register, the value in the counter is read out.

•Toff1 time setting

Set the Toff1 time by the Toff1 time set register.

Supposing that the value of the Toff1 time set register is n1, the Toff1 time is represented as Toff1 = $n1 \times t$.

When the Tdisp counter count source selection bit of the FLDC mode register is "0" and the value of the Toff1 time set register is 30 (1E₁₆), Toff1 = 30 \times 4 (at XIN = 4 MHz) = 120 μ s.

Set a value of 0316 or more to the Toff1 time set register (address 0EF616).

Toff2 time setting

Set the Toff2 time by the Toff2 time set register.

Supposing that the value of the Toff2 time set register is n2, the Toff2 time is represented as $Toff2 = n2 \times t$.

When the Tdisp counter count source selection bit of the FLDC mode register is "0" and the value of the Toff2 time set register is 180 (B416), Toff2 = 180 \times 4 (at XIN = 4 MHz) = 720 μ s.

This Toff2 time setting is valid only for FLD ports which are in the gradation display mode and whose gradation display control RAM value is "1."

When setting "1" to bit 7 of the P8FLD output control register (address 0EFC16), set a value of 0316 or more to the Toff2 time set register (address 0EF716).

FLD automatic display start

To perform FLD automatic display, set the following registers.

- •Port P0FLD/port switch register
- •Port P2FLD/port switch register
- •Port P8FLD/port switch register
- •FLDC mode register
- •Tdisp time set register
- •Toff1 time set register
- Toff2 time set register
- •FLD data pointer

FLD automatic display mode is selected by writing "1" to the bit 0 of the FLDC mode register (address 0EF416), and the automatic display is started by writing "1" to bit 1. During FLD automatic display, bit 1 of the FLDC mode register (address 0EF416) always keeps "1," and FLD automatic display can be interrupted by writing "0" to bit 1.

Key-scan

When a key-scan is performed with the segment during key-scan blanking period Tscan, take the following sequence:

- 1. Write "0" to bit 0 of the FLDC mode register (address 0EF416).
- Set the port corresponding to the segment for key-scan to the output port.
- 3. Perform the key-scan.
- After the key-scan is performed, write "1" to bit 0 of FLDC mode register (address 0EF4₁₆).

■ Note

When performing a key-scan according to the above step 1 to 4, take the following points into consideration.

- 1. Do not set "0" in bit 1 of the FLDC mode register (address 0EF416).
- 2. Do not set "1" in the ports corresponding to digits.




Fig. 51 FLDC timing

P84 to P87 FLD output reverse function

P84 to P87 are provided with a function to reverse the polarity of the FLD output. This function is useful in adjusting the polarity when using an externally installed driver.

The output polarity can be reversed by setting "1" to bit 0 of the port P8 FLD output control register.

P84 to P87 FLDRAM write disable function

This function can disable writing data in the RAM area corresponding to P84 to P87. This function can be set by setting "1" to bit 1 of the port P8FLD output control register (address 0EFC16).

P84 to P87 Toff invalid function

P84 to P87 can output waveform in which Toff is invalid, when P84 to P87 is selected FLD ports (See Figure 52).

The function is useful when using a 4 bits \rightarrow 16 bits decoder. The Toff can be invalid by setting "1" to bit 2 of the port P8FLD output control register (address 0EFC16).

P84 to P87 output delay function

P84 to P87 can output waveform in which is delayed for 16 μ s, when selecting FLD port and selecting Toff invalid function (See Figure 52). When using a 4 bits \rightarrow 16 bits decoder, the function can be useful for prevention of leak radiation caused by phase discrepancy between segment output waveform and digit output waveform. This function can be set by setting "1" to bit 3 of the port P8FLD output control register (address 0EFC16).

Dimmer signal output function

P63 can output the dimmer signal. When using a 4 bits \rightarrow 16 bits decoder, the dimmer signal can be used as a control signal for a 4 bits \rightarrow 16 bits decoder. When using M35501FP, the dimmer signal can be used as the CLK signal. The dimmer signal can be output by setting "1" to bit 4 of the port P8FLD output control register (address 0EFC16).




Fig. 52 P84 to P87 FLD output waveform

Toff2 SET/RESET change function

The value of the Toff2 time set register is valid when gradation display mode is selected. The FLD ports output (set) the data of display RAM at the end of the Toff1 time and output "0" (reset) at the end of the Toff2 time, when bit 7 of the port P8FLD output control register is "0".

The FLD ports output (set) the data of display RAM at the end of the Toff2 time and output "0" (reset) at the end of Tdisp time, when bit 7 of the port P8FLD output control register is "1".




Fig. 53 Structure of port P8 FLD output control register

FUNCTIONAL DESCRIPTION

A-D Converter

The 38B5 group has a 10-bit A-D converter. The A-D converter performs successive approximation conversion.

[A-D Conversion Register] AD

One of these registers is a high-order register, and the other is a low-order register. The high-order 8 bits of a conversion result is stored in the A-D conversion register (high-order) (address 003416), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion register (low-order) (address 003316). During A-D conversion, do not read these registers.

[A-D Control Register] ADCON

This register controls A-D converter. Bits 3 to 0 are analog input pin selection bits. Bit 4 is an AD conversion completion bit and "0" during A-D conversion. This bit is set to "1" upon completion of A-D conversion.

A-D conversion is started by setting "0" in this bit.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVss and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P77/AN7–P70/ AN0, and P65/SSTB1/AN11–P62/SRDY1/AN8 and inputs it to the comparator.

When port P64 is selected as an analog input pin, an external interrupt function (INT4) is invalid.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD

conversion interrupt request bit to "1."

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 250 kHz during A-D conversion. Use a CPU system clock dividing the main clock XIN as the internal system clock.




Fig. 54 Structure of A-D control register




Fig. 55 Block diagram of A-D converter

Pulse Width Modulation (PWM)

The 38B5 group has a PWM function with a 14-bit resolution. When the oscillation frequency XIN is 4 MHz, the minimum resolution bit width is 250 ns and the cycle period is 4096 μs . The PWM timing generator supplies a PWM control signal based on a signal that is the frequency of the XIN clock.

The explanation in the rest assumes $X_{IN} = 4 \text{ MHz}$.




Fig. 56 PWM block diagram

FUNCTIONAL DESCRIPTION

1. Data setup

The PWM output pin also function as port P87. Set port P87 to be the PWM output pin by setting bit 0 of the PWM control register (address 002616) to "1." The high-order 8 bits of output data are set in the high-order PWM register PWMH (address 001416) and the low-order 6 bits are set in the low-order PWM register PWML (address 001516).

2. PWM operation

The timing of the 14-bit PWM function is shown in Figure 57.

The 14-bit PWM data is divided into the low-order 6 bits and the high-order 8 bits in the PWM latch.

The high-order 8 bits of data determine how long an "H" level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period t is 256 X τ (= 64 μs) long. The signal's "H" has a length equal to N times τ , and its minimum resolution = 250 ns.

The last bit of the sub-period becomes the ADD bit which is specified either "H" or "L," by the contents of PWML. As shown in Table 10, the ADD bit is decided either "H" or "L."

That is, only in the sub-period tm shown in Table 10 in the PWM cycle period T = 64t, the "H" duration is lengthened during the minimum resolution width τ period in comparison with the other period. For example, if the high-order eight bits of the 14-bit data are "0316" and the low-order six bits are "0516," the length of the "H" level output in sub-periods ts, t24, t32, t40 and t56 is 4 τ , and its length 3 τ in all other sub-periods.

Time at the "H" level of each sub-period almost becomes equal because the time becomes length set in the high-order 8 bits or becomes the value plus τ , and this sub-period t (= 64 μ s, approximate 15.6 kHz) becomes cycle period approximately.

3. Transfer from register to latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every 4096 μ s), and data written to the PWMH register is transferred to the PWML latch once in each subperiod (every 64 μ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWML latch is completed; the transfer is completed when bit 7 is "0."

Table 10 Relationship between low-order 6-bit data and setting period of ADD bit

person or the man					
Low-order 6-bit data	Sub-periods tm lengthened (m = 0 to 63)				
000000	None				
000001	m = 32				
000010	m = 16, 48				
000100	m = 8, 24, 40, 56				
001000	m = 4, 12, 20, 28, 36, 44, 52, 60				
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62				
100000	m = 1, 3, 5, 7,, 57, 59, 61, 63				




Fig. 57 PWM timing




Fig. 58 Structure of PWM control register




Fig. 59 14-bit PWM timing

FUNCTIONAL DESCRIPTION

Interrupt Interval Determination Function

The 38B5 group has an interrupt interval determination circuit. This interrupt interval determination circuit has an 8-bit binary up counter. Using this counter, it determines a duration of time from the rising edge (falling edge) of an input signal pulse on the P47/INT2 pin to the rising edge (falling edge) of the signal pulse that is input next. How to determine the interrupt interval is described below.

- Enable the INT2 interrupt by setting bit 2 of the interrupt control register 1 (address 003E₁₆). Select the rising interval or falling interval by setting bit 2 of the interrupt edge selection register (address 003A₁₆).
- Set bit 0 of the interrupt interval determination control register (address 003116) to "1" (interrupt interval determination operating).
- 3. Select the sampling clock of 8-bit binary up counter by setting bit 1 of the interrupt interval determination control register. When writing "0," f(XIN)/128 is selected (the sampling interval: 32 μ s at f(XIN) = 4.19 MHz); when "1," f(XIN)/256 is selected (the sampling interval: 64 μ s at f(XIN) = 4.19 MHz).
- 4. When the signal of polarity which is set on the INT2 pin (rising or falling edge) is input, the 8-bit binary up counter starts counting up of the selected counter sampling clock.
- 5. When the signal of polarity above 4 is input again, the value of the 8-bit binary up counter is transferred to the interrupt interval determination register (address 003016), and the remote control interrupt request occurs. Immediately after that, the 8-bit binary up counter continues to count up again from "0016."
- 6. When count value reaches "FF16," the 8-bit binary up counter stops counting up. Then, simultaneously when the next counter sampling clock is input, the counter sets value "FF16" to the interrupt interval determination register to generate the counter overflow interrupt request.

Noise filter

The P47/INT2 pin builds in the noise filter.

The noise filter operation is described below.

- 1. Select the sampling clock of the input signal with bits 2 and 3 of the interrupt interval determination control register. When not using the noise filter, set "00."
- The P47/INT2 input signal is sampled in synchronization with the selected clock. When sampling the same level signal in a series of three sampling, the signal is recognized as the interrupt signal, and the interrupt request occurs.

When setting bit 4 of interrupt interval determination control register to "1," the interrupt request can occur at both rising and falling edges.

When using the noise filter, set the minimum pulse width of the INT2 input signal to 3 cycles or more of the sample clock.

Note: In the low-speed mode (CM7 = 1), the interrupt interval determination function cannot operate.




Fig. 60 Interrupt interval determination circuit block diagram




Fig. 61 Structure of interrupt interval determination control register




Fig. 62 Interrupt interval determination operation example (at rising edge active)




Fig. 63 Interrupt interval determination operation example (at both-sided edge active)

FUNCTIONAL DESCRIPTION

Watchdog Timer

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software runaway). The watchdog timer consists of an 8-bit watchdog timer L and a 12-bit watchdog timer H.

Standard operation of watchdog timer

When any data is not written into the watchdog timer control register (address 002B₁₆) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (address 002B₁₆) and an internal reset occurs at an underflow of the watchdog timer H. Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 002B₁₆) may be started before an underflow. When the watchdog timer control register (address 002B₁₆) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watchdog timer H count source selection bit are read.

(1) Initial value of watchdog timer

At reset or writing to the watchdog timer control register (address 002B₁₆), a watchdog timer H is set to "FFF₁₆" and a watchdog timer L to "FF₁₆."

(2) Watchdog timer H count source selection bit operation

Bit 7 of the watchdog timer control register (address 002B₁₆) permits selecting a watchdog timer H count source. When this bit is set to

"0," the underflow signal of watchdog timer L becomes the count source. The detection time is set then to f(XIN) = 2.1 s at 4 MHz frequency and f(XCIN) = 512 s at 32 kHz frequency.

When this bit is set to "1," the count source becomes the signal divided by 8 for f(XIN) (or divided by 16 for f(XCIN)). The detection time in this case is set to f(XIN) = 8.2 ms at 4 MHz frequency and f(XCIN) = 2 s at 32 KHz frequency. This bit is cleared to "0" after resetting.

(3) Operation of STP instruction disable bit

Bit 6 of the watchdog timer control register (address 002B₁₆) permits disabling the STP instruction when the watchdog timer is in operation.

When this bit is "0," the STP instruction is enabled.

When this bit is "1." the STP instruction is disabled.

Once the STP instruction is executed, an internal resetting occurs. When this bit is set to "1," it cannot be rewritten to "0" by program. This bit is cleared to "0" after resetting.

■ Note

When releasing the stop mode, the watchdog timer performs its count operation even in the stop release waiting time. Be careful not to cause the watchdog timer H to underflow in the stop release waiting time, for example, by writing data in the watchdog timer control register (address 002B16) before executing the STP instruction.




Fig. 64 Block diagram of watchdog timer




Fig. 65 Structure of watchdog timer control register

Buzzer Output Circuit

The 38B5 group has a buzzer output circuit. One of 1 kHz, 2 kHz and 4 kHz (at XIN = 4.19 MHz) frequencies can be selected by the buzzer output control register (address 0EFD16). Either P43/Buz01 or P20/Buz02/FLD0 can be selected as a buzzer output port by the output port selection bits (b2 and b3 of address 0EFD16).

The buzzer output is controlled by the buzzer output ON/OFF bit (b4).




Fig. 66 Block diagram of buzzer output circuit




Fig. 67 Structure of buzzer output control register

FUNCTIONAL DESCRIPTION

Reset Circuit

To reset the microcomputer, \overline{RESET} pin should be held at an "L" level for 2 µs or more. Then the \overline{RESET} pin is returned to an "H" level (the power source voltage should be between 2.7 V and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.5 V for Vcc of 2.7 V (switching to the high-speed mode, a power source voltage must be between 4.0 V and 5.5 V).




Fig. 68 Reset circuit example




Fig. 69 Reset sequence

	Address Register contents		Address Register contents
(1) Port P0	000016 0016	(33) Timer 34 mode register	002916 0016
(2) Port P0 direction register	000116 0016	(34) Timer 56 mode register	002A ₁₆ 00 ₁₆
(3) Port P1	000216 0016	(35) Watchdog timer control register	002B16 3F16
(4) Port P2	000416 0016	(36) Timer X (low-order)	002C ₁₆ FF ₁₆
(5) Port P2 direction register	000516 0016	(37) Timer X (high-order)	002D ₁₆ FF ₁₆
(6) Port P3	000616 0016	(38) Timer X mode register 1	002E ₁₆ 0016
(7) Port P4	000816 0016	(39) Timer X mode register 2	002F ₁₆ 00 ₁₆
(8) Port P4 direction register	000916 0016	(40) Interrupt interval determination control register	003116 0016
(9) Port P5	000A16 0016	(41) A-D control register	003216 1016
(10) Port P5 direction register	000B16 0016	(42) Interrupt source switch register	003916 0016
(11) Port P6	000C16 0016	(43) Interrupt edge selection register	003A ₁₆ 00 ₁₆
(12) Port P6 direction register	000D16 0016	(44) CPU mode register	003B ₁₆ 0 1 0 0 1 0 0 0
(13) Port P7	000E16 0016	(45) Interrupt request register 1	003C ₁₆ 00 ₁₆
(14) Port P7 direction register	000F16 0016	(46) Interrupt request register 2	003D ₁₆ 00 ₁₆
(15) Port P8	001016 0016	(47) Interrupt control register 1	003E ₁₆ 00 ₁₆
(16) Port P8 direction register	001116 0016	(48) Interrupt control register 2	003F ₁₆ 00 ₁₆
(17) Port P9	001216 0016	(49) Pull-up control register 1	0EF016 0016
(18) Port P9 direction register	001316 0016	(50) Pull-up control register 2	0EF116 0016
(19) UART control register	001716 8016	(51) P1FLDRAM write disable register	0EF216 0016
(20) Serial I/O1 control register 1	001916 0016	(52) P3FLDRAM write disable register	0EF316 0016
(21) Serial I/O1 control register 2	001A ₁₆ 00 ₁₆	(53) FLDC mode register	0EF416 0016
(22) Serial I/O1 control register 3	001C ₁₆ 00 ₁₆	(54) Tdisp time set register	0EF516 0016
(23) Serial I/O2 control register	001D16 0016	(55) Toff1 time set register	0EF616 FF16
(24) Serial I/O2 status register	001E ₁₆ 80 ₁₆	(56) Toff2 time set register	0EF7 ₁₆ FF ₁₆
(25) Timer 1	002016 FF16	(57) Port P0FLD/port switch register	0EF9 ₁₆ 00 ₁₆
(26) Timer 2	002116 0116	(58) Port P2FLD/port switch register	0EFA ₁₆ 00 ₁₆
(27) Timer 3	002216 FF16	(59) Port P8FLD/port switch register	0EFB16 0016
(28) Timer 4	002316 FF16	(60) Port P8FLD output control register	0EFC16 0016
(29) Timer 5	002416 FF16	(61) Buzzer output control register	0EFD16 0016
(30) Timer 6	002516 FF16	(62) Processor status register	(PS)
(31) PWM control register	002616 0016	(63) Program counter	(PCH) FFFD ₁₆ contents
(32) Timer 12 mode register	002816 0016		(PCL) FFFC16 contents
X: Not fixed	or than above mantioned registers	and RAM contents are indefinite at reset,	thou must be set

Fig. 70 Internal status at reset

FUNCTIONAL DESCRIPTION

Clock Generating Circuit

The 38B5 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

Frequency control

(1) Middle-speed mode

The internal system clock is the frequency of XIN divided by 4. After reset, this mode is selected.

(2) High-speed mode

The internal system clock is the frequency of XIN.

(3) Low-speed mode

The internal system clock is the frequency of XCIN divided by 2.

■Note

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).

(4) Low power consumption mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set enough time for oscillation to stabilize.

By clearing furthermore the XCOUT drivability selection bit (b3) of CPU mode register to "0," low power consumption operation of less than 200 μ A (f(XCIN) = 32 kHz) can be realized by reducing the drivability between XCIN and XCOUT. At reset or during STP instruction execution this bit is set to "1" and a strong drivability that has an easy oscillation start is set.

Oscillation control

(1) Stop mode

If the STP instruction is executed, the internal system clock stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116."

Either XIN divided by 8 or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 12 mode register are cleared to "0." Set the interrupt enable bits of the timer 1 and timer 2 to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal system clock is not supplied to the CPU until timer 1 underflows. This allows time for the clock circuit oscillation to stabilize.

(2) Wait mode

If the WIT instruction is executed, the internal system clock stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The internal system clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 71 Ceramic resonator circuit




Fig. 72 External clock input circuit




Fig. 73 Clock generating circuit block diagram

FUNCTIONAL DESCRIPTION




Fig. 74 State transitions of system clock

NOTES ON PROGRAMMING/NOTES ON USE

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- •To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- •In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

Multiplication and Division Instructions

- •The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- •The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- •The data transfer instruction (LDA, etc.)
- •The operation instruction when the index X mode flag (T) is "1"
- •The addressing mode which uses the value of a direction register as an index
- •The bit-test instruction (BBC or BBS, etc.) to a direction register
- •The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

•Using an external clock

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing serial I/O transfer and serial I/O automatic transfer.

Using an internal clock

When using an internal clock, set the synchronous clock to the internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer and serial I/O automatic transfer.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Therefore, make sure that f(XIN) is at least on 250 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal system clock by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal system clock is the same of the XIN frequency in high-speed mode.

At STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

The XCOUT drivability selection bit (the CPU mode register) is set to "1" (high drive) in order to start oscillating.

NOTES ON USE

Notes on Built-in EPROM Version

The P47 pin of the One Time PROM version or the EPROM version functions as the power source input pin of the internal EPROM.

Therefore, this pin is set at low input impedance, thereby being affected easily by noise.

To prevent a malfunction due to noise, insert a resistor (approx. 5 $k\Omega$) in series with the P47 pin.

DATA REQUIRED FOR MASK ORDERS/DATA REQUIRED FOR ROM WRITING ORDERS/ROM PROGRAMMING METHOD

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

DATA REQUIRED FOR ROM WRITING ORDERS

The following are necessary when ordering a ROM writing:

- (1) ROM Writing Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and the EPROM version can be read or programmed with a general purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 11 Special programming adapter

Package	Name of Programming Adapter
80P6N-A	PCA7438F-80A
80D0	PCA7438L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 75 is recommended to verify programming.




Fig. 75 Programming and testing of One Time PROM version

MASK OPTION OF PULL-DOWN RESISTOR

(object product: M38B5XMXH-XXXFP)

Whether built-in pull-down resistors are connected or not to high-breakdown voltage ports P20 to P27 and P80 to P83 can be specified in ordering mask ROM. The option type can be specified from among 8 types; A to G, P as shown Table 12.

Table 12 Mask option type of pull-down resistor

Option type	Connective port of pull-down resistor (connected at "1" writing)									Restriction			
туре	P20	P21	P22	P23	P24	P25	P26	P27	P80	P81	P82	P83	
A (\$41)													
B (\$42)							1	1					/
C (\$43)					1	1	1	1					/
D (\$44)			1	1	1	1	1	1					/
E (\$45)	1	1	1	1	1	1	1	1					/
F (\$46)	1	1	1	1	1	1	1	1	1	1			/
G (\$47)	1	1	1	1	1	1	1	1	1	1	1	1	V
P (\$50)	1	1	1	1	1	1	1	1					(Note 4)

- Notes 1: The electrical characteristics of high-breakdown voltage ports P20 to P27 and P80 to P83's built-in pull-down resistors are the same as that of high-breakdown voltage ports P00 to P07.
 - 2: The absolute maximum ratings of power dissipation may be exceed owing to the number of built-in pull-down resistor. After calculating the power dissipation, specify the option type.
 - **3:** One time PROM version and EPROM version cannot be specified whether built-in pull-down resistors are connected or not likewise option type A.
 - **4:** INT3 function and CNTR1 function cannot be used in the option type P.

Power Dissipation Calculating Method

• Fixed number depending on microcomputer's standard

- VoH output fall voltage of high-breakdown port 2 V (max.); | Current value | = at 18 mA
- Resistor value 43 V / 900 μ A = 48 k Ω (min.)
- \bullet Power dissipation of internal circuit (CPU, ROM, RAM etc.) = 5 V X 15 mA = 75 mW

• Fixed number depending on use condition

- Apply voltage to VEE pin: Vcc 45 V
- Timing number a; digit number b; segment number c
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: d
- All segment number during repeat cycle: c (= a X c)
- Total number of built-in resistor: for digit; f, for segment; g
- Digit pin current value h (mA)
- Segment pin current value i (mA)
- (1) Digit pin power dissipation $\{h \times b \times (1-Toff/Tdisp) \times voltage\} / a$
- (2) Segment pin power dissipation {i X d X (1-Toff/Tdisp) X voltage} / a
- (3) Pull-down resistor power dissipation (digit) {power dissipation per 1 digit X (b X f / b) X (1-Toff/Tdisp) } / a
- (4) Pull-down resistor power dissipation (segment) {power dissipation per 1 segment X (d X g / c) X (1–Toff/Tdisp) } / a
- (5) Internal circuit power dissipation (CPU, ROM, RAM etc.) = 75 mW

$$(1) + (2) + (3) + (4) + (5) = X mW$$

Power Dissipation Calculating example 1

• Fixed number depending on microcomputer's standard

- VOH output fall voltage of high-breakdown port
 V (max.); | Current value | = at 18 mA
- Resistor value 43 V / 900 μ A = 48 k Ω (min.)
- Power dissipation of internal circuit (CPU, ROM, RAM etc.) = 5 V X 15 mA = 75 mW

• Fixed number depending on use condition

- Apply voltage to VEE pin: Vcc 45 V
- Timing number 17; digit number 16; segment number 20
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: 31
- All segment number during repeat cycle: 340 (= 17 X 20)
- Total number of built-in resistor: for digit; 16, for segment; 20
- Digit pin current value: 18 (mA)
- Segment pin current value: 3 (mA)
- (1) Digit pin power dissipation $\{18 \times 16 \times (1-1/16) \times 2\} / 17 = 31.77 \text{ mW}$
- (2) Segment pin power dissipation $\{3 \times 31 \times (1-1/16) \times 2\} / 17 = 10.26 \text{ mW}$
- (3) Pull-down resistor power dissipation (digit) $(45-2)^2/48 \times (16 \times 16/16) \times (1-1/16)/17 = 33.99 \text{ mW}$
- (4) Pull-down resistor power dissipation (segment) $(45-2)^2/48 \times (31 \times 20/20) \times (1-1/16)/17 = 65.86 \text{ mW}$
- (5) Internal circuit power dissipation (CPU, ROM, RAM etc.) = 75 mW

$$(1) + (2) + (3) + (4) + (5) = 217 \text{ mW}$$




Fig. 76 Digit timing waveform (1)

MASK OPTION OF PULL-DOWN RESISTOR

Power Dissipation Calculating example 2 (when 2 or more digit is turned ON at same time)

• Fixed number depending on microcomputer's standard

- VoH output fall voltage of high-breakdown port 2 V (max.); | Current value | = at 18 mA
- Resistor value 43 V / 900 μ A = 48 k Ω (min.)
- \bullet Power dissipation of internal circuit (CPU, ROM, RAM etc.) = 5 V X 15 mA = 75 mW

• Fixed number depending on use condition

- Apply voltage to VEE pin: Vcc 45 V
- Timing number 11; digit number 12; segment number 24
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: 114
- All segment number during repeat cycle: 264 (= 11 X 24)
- Total number of built-in resistor: for digit; 10, for segment; 22
- Digit pin current value: 18 (mA)
- Segment pin current value: 3 (mA)
- (1) Digit pin power dissipation $\{18 \times 12 \times (1-1/16) \times 2\} / 11 = 36.82 \text{ mW}$
- (2) Segment pin power dissipation ${3 \times 114 \times (1-1/16) \times 2} / 11 = 58.30 \text{ mW}$
- (3) Pull-down resistor power dissipation (digit) $(45-2)^2/48 \times (12 \times 10/12) \times (1-1/16) / 11 = 32.84 \text{ mW}$
- (4) Pull-down resistor power dissipation (segment) $(45-2)^2/48 \times (114 \times 22/24) \times (1-1/16)/11 = 343.08 \text{ mW}$
- (5) Internal circuit power dissipation (CPU, ROM, RAM etc.) = 75 mW

$$(1) + (2) + (3) + (4) + (5) = 547 \text{ mW}$$




Fig. 77 Digit timing waveform (2)

FUNCTIONAL DESCRIPTION SUPPLEMENT

FUNCTIONAL DESCRIPTION SUPPLEMENT

Interrupt

38B5 group permits interrupts on the basis of 21 sources. It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the

higher-priority interrupt is accepted first. This priority is determined by hardware, but various priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag. For interrupt sources, vector addresses and interrupt priority, refer to Table 13.

Table 13 Interrupt sources, vector addresses and interrupt priority

Interrupt source	Priority	Vector Addresses (Note 1)		Remarks
	1 Honly	High	Low	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	Non-maskable
INTo	2	FFFB16	FFFA16	External interrupt (active edge selectable)
INT ₁	3	FFF916	FFF816	External interrupt (active edge selectable)
INT2	4	FFF716	FFF616	External interrupt (active edge selectable)
Remote control/counter overflow				Valid when interrupt interval determination is operating
Serial I/O1	5	FFF516	FFF416	Valid when serial I/O1 ordinary mode is selected
Serial I/O1 automatic transfer				Valid when serial I/O1 automatic transfer mode is selected
Timer X	6	FFF316	FFF216	
Timer 1	7	FFF116	FFF016	
Timer 2	8	FFEF16	FFEE16	STP release timer underflow
Timer 3	9	FFED16	FFEC16	
Timer 4	10	FFEB16	FFEA16	(Note 3)
Timer 5	11	FFE916	FFE816	
Timer 6	12	FFE716	FFE616	
Serial I/O2 receive	13	FFE516	FFE416	
INT3	14	FFE316	FFE216	External interrupt (active edge selectable) (Note 4)
Serial I/O2 transmit				
INT4	15	FFE116	FFE016	External interrupt (active edge selectable)
				Valid when INT4 interrupt is selected
A-D conversion				Valid when A-D conversion is selected
FLD blanking	16	FFDF16	FFDE16	Valid when FLD blanking interrupt is selected
FLD digit				Valid when FLD digit interrupt is selected
BRK instruction	17	FFDD16	FFDC16	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

- 2: Reset function in the same way as an interrupt with the highest priority.
- 3: In the mask option type P, timer 4 interrupt whose count source is CNTR1 input cannot be used.
- 4: In the mask option type P, INT3 interrupt cannot be used.

FUNCTIONAL DESCRIPTION SUPPLEMENT

Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently in execution. Figure 78 shows a timing chart after an interrupt occurs, and Figure 79 shows the time up to execution of the interrupt processing routine.




Fig. 78 Timing chart after interrupt occurs




Fig. 79 Time up to execution of interrupt processing routine

FUNCTIONAL DESCRIPTION SUPPLEMENT

A-D Converter

A-D conversion is started by setting AD conversion completion bit to "0." During A-D conversion, internal operations are performed as follows

- 1. After the start of A-D conversion, A-D conversion register goes to "0016."
- 2. The highest-order bit of A-D conversion register is set to "1," and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
- 3. As a result of comparison, when Vref < VIN, the highest-order bit of A-D conversion register becomes "1." When Vref > VIN, the highest-order bit becomes "0."

A-D conversion register, an analog value converts into a digital value. A-D conversion completes at 61 clock cycles (15.25 μ s at f(XIN) = 8 MHz) after it is started, and the result of the conversion is stored into the A-D conversion register.

By repeating the above operations up to the lowest-order bit of the

Concurrently with the completion of A-D conversion, A-D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1."

Table 14 Relative formula for a reference voltage VREF of A-D converter and Vref

oonverter and	4 4101
When $n = 0$	Vref = 0
When n = 1 to 1023	$V_{ref} = \frac{V_{REF}}{1024} \times n$

n: Value of A-D converter (decimal numeral)

Table 15 Change of A-D conversion register during A-D conversion

able 13 Change of A-D conversion register during A-D conversion								
	Change of A-D conversion register	Value of comparison voltage (Vref)						
At start of conversion	0 0 0 0 0 0 0 0 0 0	0						
First comparison	1 0 0 0 0 0 0 0 0 0	VREF 2						
Second comparison	*1 1 0 0 0 0 0 0 0 0	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4}$						
Third comparison	*1 *2 1 0 0 0 0 0 0 0	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} \pm \frac{\text{VREF}}{8}$						
≈								
After completion of tenth comparison	A result of A-D conversion *1 *2 *3 *4 *5 *6 *7 *8 *9 *10	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} \pm \bullet \bullet \bullet \bullet \pm \frac{\text{VREF}}{1024}$						

***1-*10:** A result of the first comparison to the tenth comparison

FUNCTIONAL DESCRIPTION SUPPLEMENT

Figures 80 shows the A-D conversion equivalent circuit, and Figure 81 shows the A-D conversion timing chart.




Fig. 80 A-D conversion equivalent circuit




Fig. 81 A-D conversion timing chart

CHAPTER 2 APPLICATION

- 2.1 I/O port
- 2.2 Timer
- 2.3 Serial I/O
- 2.4 FLD controller
- 2.5 A-D converter
- 2.6 PWM
- 2.7 Interrupt interval determination function
- 2.8 Watchdog timer
- 2.9 Buzzer output circuit
- 2.10 Reset circuit
- 2.11 Clock generating circuit

APPLICATION

2.1 I/O port

2.1 I/O port

This paragraph describes the setting method of I/O port relevant registers, notes etc.

2.1.1 Memory assignment




Fig. 2.1.1 Memory assignment of I/O port relevant registers

2.1.2 Relevant registers




Fig. 2.1.2 Structure of port Pi (i = 0, 1, 2, 3, 4, 5, 7, 8)




Fig. 2.1.3 Structure of port P6




Fig. 2.1.4 Structure of port P9

2.1 I/O port




Fig. 2.1.5 Structure of port Pi (i = 0, 2, 4, 5, 7, 8) direction register




Fig. 2.1.6 Structure of port P6 direction register




Fig. 2.1.7 Structure of port P9 direction register




Fig. 2.1.8 Structure of pull-up control register 1

APPLICATION

2.1 I/O port




Fig. 2.1.9 Structure of pull-up control register 2

2.1.3 Terminate unused pins

Table 2.1.1 Termination of unused pins

Pins	Termination
P1, P3	Open at "H" output state.
P5, P6 ₁ –P6 ₅ , P7,	• Set to the input mode and connect each to Vcc or Vss through a resistor of 1 kΩ to
P8 ₄ –P8 ₇ , P9	10 kΩ.
	Set to the output mode and open at "L" or "H" output state.
P40-P46, P60	• Set to the input mode and connect each to Vcc or Vss through a resistor of 1 kΩ to
	10 kΩ.
	Set to the output mode and open at "L" output state.
P0, P2, P8 ₀ –P8 ₃	• Set to the input mode and connect each to Vcc or Vss through a resistor of 1 kΩ to
	10 kΩ.
	Set to the output mode and open at "H" output state.
P47	Disable INT ₂ interrupt and connect to V_{CC} or V_{SS} through a resistor of 1 $K\Omega$ to 10 $k\Omega$.
V _{REF}	Open
Хоит	Open (only when using external clock)
AVss, Vee	Connect to Vss (GND).

2.1.4 Notes on use

(1) Notes in standby state

In standby state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the P-channel open-drain and the N-channel open-drain. Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external

Reason

Even when setting as an output port with its direction register, in the following state:

- P-channel.....when the content of the port latch is "0"
- N-channel.....when the content of the port latch is "1"

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.

***1** standby state: stop mode by executing **STP** instruction wait mode by executing **WIT** instruction

(2) N-channel open-drain port

P4₀–P4₂, P4₅, P4₆, P6₀ of N-channel open-drain output ports have the built-in hysteresis circuit for input. In standby state for low-power dissipation, do not make these pins floating state.

Reason

When power sources for pull-up of these pins are cut off in standby state, these ports become floating. Accordingly, a current may flow from Vcc to Vss through the built-in hysteresis circuit.

APPLICATION

2.1 I/O port

(3) Modifying port latch of I/O port with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

•As for bit which is set for input port:

The pin state is read in the CPU, and is written to this bit after bit managing.

•As for bit which is set for output port:

The bit value is read in the CPU, and is written to this bit after bit managing.

Note the following:

- •Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- •As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

*2 Bit managing instructions: SEB and CLB instructions

(4) Pull-up control

When each port which has built-in pull-up resistor (P5, P6₁–P6₅, P7, P8₄–P8₇, P9) is set to output port, pull-up control of corresponding port become invalid. (Pull-up cannot be set.)

Reason

Pull-up control is valid only when each direction register is set to the input mode.

2.1.5 Termination of unused pins

(1) Terminate unused pins

① Output ports : Open

② Input ports :

Connect each pin to VCC or Vss through each resistor of 1 k Ω to 10 k Ω .

As for pins whose potential affects to operation modes such as pin INT or others, select the Vcc pin or the Vss pin according to their operation mode.

3 I/O ports:

• Set the I/O ports for the input mode and connect them to VCC or Vss through each resistor of 1 k Ω to 10 k Ω .

Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the
 mode of the ports is switched over to the output mode by the program after reset. Thus, the
 potential at these pins is undefined and the power source current may increase in the input
 mode. With regard to an effects on the system, thoroughly perform system evaluation on the user
 side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

(2) Termination remarks

① Input ports and I/O ports:

Do not open in the input mode.

Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination ② and
 ③ shown on the above.

2 I/O ports:

When setting for the input mode, do not connect to VCC or VSS directly.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).

3 I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to VCC or Vss through a resistor.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

APPLICATION

2.2 Timer

2.2 Timer

This paragraph explains the registers setting method and the notes relevant to the timers.

2.2.1 Memory map




Fig. 2.2.1 Memory map of registers relevant to timers

2.2.2 Relevant registers

(1) 8-bit timer




Fig. 2.2.2 Structure of Timer i (i=1, 3, 4, 5, 6)




Fig. 2.2.3 Structure of Timer 2




Fig. 2.2.4 Structure of Timer 6 PWM register

2.2 Timer




Fig. 2.2.5 Structure of Timer 12 mode register




Fig. 2.2.6 Structure of Timer 34 mode register

b7 b6	6 b5 b4 b3 b2 b1 b0		er 56 mode register 6M: address 2A ₁₆)			
		b	Name	Functions	At reset	RW
		0	Timer 5 count stop bit	0: Count operation 1: Count stop	0	00
		1	Timer 6 count stop bit	0: Count operation 1: Count stop	0	0 0
		2	Timer 5 count source selection bit	0: f(XIN)/8 or f(XCIN)/16 1: Timer 4 underflow	0	00
		3	Timer 6 operation mode selection bit	0: Timer mode 1: PWM mode	0	0 0
		4	Timer 6 count source selection	0 0: f(XIN)/8 or f(XCIN)/16 0 1: Timer 5 underflow	0	0 0
		5	bits	1 0: Timer 4 underflow 1 1: Not available	0	0 0
<u> </u>		6	Timer 6 (PWM) output selection bit (P44)	0: I/O port 1: Timer 6 output	0	00
<u> </u>		7	Nothing is arranged disabled bit. When the contents are "0".	for this bit. This is a write his bit is read out, the	0	OX

Fig. 2.2.7 Structure of Timer 56 mode register

(2) 16-bit timer




Fig. 2.2.8 Structure of Timer X (low-order, high-order)

2.2 Timer




Fig. 2.2.9 Structure of Timer X mode register 1




Fig. 2.2.10 Structure of Timer X mode register 2

APPLICATION

2.2 Timer

(3) 8-bit timer, 16-bit timer




Fig. 2.2.11 Structure of Interrupt request register 1




Fig. 2.2.12 Structure of Interrupt request register 2

2.2 Timer

Interrupt control regi	ste	er 1_			
b7 b6 b5 b4 b3 b2 b1 b0		rrupt control register 1 DN1 : address 3E ₁₆)			
	b	Name	Functions	At reset	RW
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	2	INT2 interrupt enable bit Remote controller /counter overflow interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0
	3	Serial I/O1 interrupt enable bit Serial I/O automatic transfer interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	5	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	6	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
<u> </u>	7	Timer 3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00

Fig. 2.2.13 Structure of Interrupt control register 1




Fig. 2.2.14 Structure of Interrupt control register 2

2.2.3 Timer application examples

(1) Basic functions and uses

[Function 1] Control of event interval (Timer 1 to Timer 6, Timer X: timer mode)

When a certain time, by setting a count value to each timer, has passed, the timer interrupt request occurs. <Use>

- •Generating of an output signal timing
- •Generating of a wait time

[Function 2] Control of cyclic operation (Timer 1 to Timer 6, Timer X: timer mode)

The value of the timer latch is automatically written to the corresponding timer each time the timer underflows, and each timer interrupt request occurs in cycles.

- <Use>
- Generating of cyclic interrupts
- •Clock function (measurement of 1 s); see "(2) Timer application example 1"
- Control of a main routine cycle

[Function 3] Output of rectangular waveform

(Timer 1, Timer 3, Timer 6, Timer X: pulse output mode)

The output level of the T_{10UT} pin, T_{30UT} pin, PWM₁ pin or CNTR₂ pin is inverted each time the timer underflows.

- <Use>
- •Piezoelectric buzzer output; see "(3) Timer application example 2"
- •Generating of the remote control carrier waveforms

[Function 4] Count of external pulses (Timer 2, Timer 4, Timer X: event counter mode)

External pulses input to the CNTR₀ pin, CNTR₁ pin, CNTR₂ pin are counted as the timer count source (in the event counter mode).

- <Use>
- •Frequency measurement; see "(4) Timer application example 3"
- Division of external pulses
- •Generating of interrupts due to a cycle using external pulses as the count source; count of a reel pulse

[Function 5] Output of PWM signal (Timer 6)

"H" interval and "L" interval are specified, respectively, and the output of pulses from P44/PWM1 pin is repeated.

- <Use>
- Control of electric volume

[Function 6] Measurement of external pulse width (Timer X: pulse width measurement mode)

The "H" or "L" level width of external pulses input to $CNTR_2$ pin is measured.

- <Use>
- •Measurement of external pulse frequency (measurement of pulse width of FG pulse* for a motor); see "(5) Timer application example 4"
- •Measurement of external pulse duty (when the frequency is fixed)

FG pulse*: Pulse used for detecting the motor speed to control the motor speed.

[Function 7] Control of real time port (Timer X: real time port function)

The data for real time is output from the $P8_5$ pin or $P8_6$ pin each time the timer underflows. <Use>

•Stepping motor control; see "(6) Timer application example 5"

2.2 Timer

(2) Timer application example 1: Clock function (measurement of 1 s)

Outline: The input clock is divided by the timer so that the clock can count up at 1 s intervals. **Specifications**: •The clock $f(X_{IN}) = 4.19$ MHz (2^{22} Hz) is divided by the timer.

- •The timer 3 interrupt request bit is checked in main routine, and if the interrupt request is issued, the clock is counted up.
- The timer 1 interrupt occurs every 244 µs to execute processing of other interrupts.

Figure 2.2.15 shows the timers connection and setting of division ratios; Figure 2.2.16 shows the relevant registers setting; Figure 2.2.17 shows the control procedure.




Fig. 2.2.15 Timers connection and setting of division ratios





Fig. 2.2.16 Relevant registers setting

2.2 Timer



38B5 Group User's Manual

Fig. 2.2.17 Control procedure

(3) Timer application example 2: Piezoelectric buzzer output

Outline: The rectangular waveform output function of the timer is applied for a piezoelectric buzzer output.

- **Specifications**: •The rectangular waveform, dividing the clock $f(X_{IN}) = 4.19$ MHz (2^{22} Hz) into about 2 kHz (2048 Hz), is output from the P4₆/T_{30UT} pin.
 - •The level of the P46/T30UT pin is fixed to "H" while a piezoelectric buzzer output stops.

Figure 2.2.18 shows a peripheral circuit example, and Figure 2.2.19 shows the timers connection and setting of division ratios. Figures 2.2.20 shows the relevant registers setting, and Figure 2.2.21 shows the control procedure.




Fig. 2.2.18 Peripheral circuit example




Fig. 2.2.19 Timers connection and setting of division ratios

2.2 Timer




Fig. 2.2.20 Relevant registers setting




Fig. 2.2.21 Control procedure

(4) Timer application example 3: Frequency measurement

Outline: The following two values are compared to judge whether the frequency is within a valid range.

- •A value by counting pulses input to P6₀/CNTR₁ pin with the timer.
- •A reference value

Specifications: •The pulse is input to the P6₀/CNTR₁ pin and counted by the timer 4. (**Note 1**)

- •A count value of timer 4 is read out at about 2 ms intervals, the timer 1 interrupt interval. When the count value is 28 to 40, it is judged that the input pulse is valid.
- •Because the timer is a down-counter, the count value is compared with 227 to 215 (Note 2).

Notes 1: In the mask option type P, use the CNTRo pin and timer 2.

2: 227 to $215 = \{255 \text{ (initial value of counter)} - 28\}$ to $\{255 - 40\}$; 28 to 40 means the number of valid value.

Figure 2.2.22 shows the judgment method of valid/invalid of input pulses; Figure 2.2.23 shows the relevant registers setting; Figure 2.2.24 shows the control procedure.




Fig. 2.2.22 Judgment method of valid/invalid of input pulses

2.2 Timer




Fig. 2.2.23 Relevant registers setting




Fig. 2.2.24 Control procedure

2.2 Timer

(5) Timer application example 4: Measurement of FG pulse width for motor

Outline: The timer X counts the "H" level width of the pulses input to the P6₁/CNTR₀/CNTR₂ pin. An underflow is detected by the timer X interrupt and an end of the input pulse "H" level is detected by the timer 2 interrupt of which count source is the input to P6₁/CNTR₀/CNTR₂ pin.

Specifications: •The timer X counts the "H" level width of the FG pulse input to the P6₁/CNTR₀/CNTR₂ pin.

<Example>

When $f(X_{IN}) = 4.19$ MHz, the count source is 15.2 μ s, which is obtained by dividing the clock frequency by 64. Measurement can be made up to 1 s in the range of FFFF₁₆ to 0000₁₆.

Figure 2.2.25 shows the timers connection and setting of division ratio; Figure 2.2.26 shows the relevant registers setting; Figure 2.2.27 shows the control procedure.




Fig. 2.2.25 Timers connection and setting of division ratios




Fig. 2.2.26 Relevant registers setting

2.2 Timer





Fig. 2.2.27 Control procedure

RTI




Note 1: The first value becomes invalid depending on start timing of Time X count shown by the following figure.

Process it by software as necessary.


[Example 1] • Start Timer X count when CNTR2 input level is "L".

(CNTR2 input level can be checked by reading the contents of sharing port P61 register.



[Example 2] • Start Timer X count when CNTR2 input level is "H".

Invalidate the first Timer 2 interrupt after start of Timer X count.



2.2 Timer

(6) Timer application example 5: Control of stepping motor

Outline: The rotating of stepping motor is controlled by using real time output ports.

Specifications: •The motor is controlled by using 2 real time output ports.

- •The count source is $f(X_{IN}) = 4.19$ MHz divided by 8.
- •Values of Timer X and real time output are updated in the timer X interrupt routine

Figure 2.2.28 shows the timers connection and the table example of timer X/RTP setting values; Figure 29 shows the RTP output example; Figure 2.2.30 shows the relevant registers setting; Figure 2.2.31 shows the control procedure.




Fig. 2.2.28 Timers connection and table example of timer X/RTP setting values




Fig. 2.2.29 RTP output example




Fig. 2.2.30 Relevant registers setting

2.2 Timer




Fig. 2.2.31 Control procedure

2.3 Serial I/O

This paragraph explains the registers setting method and the notes relevant to the serial I/O.

2.3.1 Memory map




Fig. 2.3.1 Memory map of registers relevant to Serial I/O

2.3 Serial I/O

2.3.2 Relevant registers

(1) Serial I/O1




Fig. 2.3.2 Structure of Serial I/O1 automatic transfer data pointer




Fig. 2.3.3 Structure of Serial I/O1 control register 1

2.3 Serial I/O

Serial I/O1 control r	egi	Sief Z				
b7 b6 b5 b4 b3 b2 b1 b0		rial I/O1 control register 2 O1CON2 • SC12: addres				
	b	Name	Functions	At reset	R	W
	0			0	0	0
		P64/SBUSY1 pin control bits				
		b3b2b1b0 0 0 0 0 P62 P64	pins are I/O ports.			
		0 0 0 1: Not used	l			
		I/O port.	S SRDY1 output; P64 pin is			
	_ 1	0 0 1 1: P62 pin is I/O port.	s SRDY1 output; P64 pin is	0	0	
		0 1 0 0: P62 pin is	s I/O port; P64 pin is			
		SBUSY1 ii 0 1 0 1: P62 pin is	s I/O port; P64 pin is			
		SBUSY1 ii	nput. s I/O port; P64 pin is			
		SBUSY1 C	output.			
	_ 2	SBUSY1 C		0	0	
		1 0 0 0: P62 pin is SBUSY1 0	SRDY1 input; P64 pin is putput.			
		1 0 0 1: P62 pin is SBUSY1 0	s SRDY1 input; P64 pin is			
		1 0 1 0: P62 pin is	s SRDY1 input; P64 pin is			
		SBUSY1 0	output. s SRDY1 input; P64 pin is			
	3	SBUSY1 C		0	0	
		SBUSY1 i	nput.			
		SBUSY1 i				
		1 1 1 0: P62 pin is SBUSY1 i	s SRDY1 output; P64 pin is			
		1 1 1 1: P62 pin is	SRDY1 output; P64 pin is			
	4	SBUSY1 output •	0: Functions as signal for	0	0	0
		SSTB1 output function selection bit	each 1-byte 1: Functions as signal for			
		(Valid in serial I/O1 automatic transfer	each transfer data set			
		mode)				
	5	Serial transfer status flag	0: Serial transfer completed	0	0	\times
			Serial transfer in- progress			
'	6	SOUT1 pin control bit (when serial data is not transferred)	0: Output active 1: Output high-impedance	0	0	0
l	7	P51/South P-channel output disable bit	channel output is valid.)	0	0	0
			1: N-channel open-drain output (P-channel output is invalid.)			

Fig. 2.3.4 Structure of Serial I/O1 control register 2




Fig. 2.3.5 Structure of Serial I/O1 register/Transfer counter

2.3 Serial I/O




Fig. 2.3.6 Structure of Serial I/O1 control register 3

(2) Serial I/O2




Fig. 2.3.7 Structure of Baud rate generator




Fig. 2.3.8 Structure of UART control register

2.3 Serial I/O

b6 b5 b4 b3	3 b2 b1 b0		rial I/O2 control register O2CON: address 1D ₁₆)				
		b	Name	Functions	At reset	R	W
		0	BRG count source selection bit (CSS)	0: f(Xin) or f(Xcin)/2 or f(Xcin) 1: f(Xin)/4 or f(Xcin)/8 or f(Xcin)/4	0	0	0
	ļ	1	Serial I/O2 synchronous clock selection bit (SCS)	•In clock synchronous mode 0: BRG output/4 1: External clock input •In UART mode 0: BRG output/16 1: External clock input/16	0	0	0
	<u> </u>	2	SRDY2 output enable bit (SRDY)	O: P57 pin operates as normal I/O pin 1: P57 pin operates as SRDY2 output pin	0	0	0
		3	Transmit interrupt source selection bit (TIC)	When transmit buffer has emptied When transmit shift operation is completed	0	0	0
		4	Transmit enable bit (TE)	0: Transmit disabled 1: Transmit enabled	0	0	0
ļ		5	Receive enable bit (RE)	0: Receive disabled 1: Receive enabled	0	0	0
L		6	Serial I/O2 mode selection bit (SIOM)	Clock asynchronous serial I/O (UART) mode Clock synchronous serial I/O mode	0	0	0
		7	Serial I/O2 enable bit (SIOE)	0: Serial I/O2 disabled (pins P54–P57 operate as normal I/O pins) 1: Serial I/O2 enabled (pins P54–P57 operate as serial I/O pins)	0	0	0

Fig. 2.3.9 Structure of Serial I/O2 control register




Fig. 2.3.10 Structure of Serial I/O2 status register




Fig. 2.3.11 Structure of Serial I/O2 transmit/receive buffer register

2.3 Serial I/O

(3) Serial I/O1 and Serial I/O2




Fig. 2.3.12 Structure of Interrupt source switch register




Fig. 2.3.13 Structure of Interrupt request register 1




Fig. 2.3.14 Structure of Interrupt request register 2

2.3 Serial I/O

Interrupt con	trol regist	er 1_				
b7 b6 b5 b4 b3	Int	errupt control register 1 ON1 : address 3E ₁₆)				
		Name	Functions	At reset	RW	
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0	
	2	INT2 interrupt enable bit Remote controller /counter overflow interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0	
	3	Serial I/O1 interrupt enable bit Serial I/O automatic transfer interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0	
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	5	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
<u> </u>	6	enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
<u>i</u>	7	Timer 3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	

Fig. 2.3.15 Structure of Interrupt control register 1




Fig. 2.3.16 Structure of Interrupt control register 2

2.3.3 Serial I/O1 connection examples

(1) Control of peripheral IC equipped with CS pin

Figure 2.3.17 shows connection examples with peripheral ICs equipped with the CS pin. All examples can use the automatic transfer function.




Fig. 2.3.17 Serial I/O1 connection examples (1)

2.3 Serial I/O

(2) Connection with microcomputer

Figure 2.3.18 shows connection examples with another microcomputer.




Fig. 2.3.18 Serial I/O1 connection examples (2)

2.3.4 Serial I/O1's modes

Figure 2.3.19 shows the serial I/O1's modes.




Fig. 2.3.19 Serial I/O1's modes

2.3 Serial I/O

2.3.5 Serial I/O1 application examples

(1) Output of serial data (control of peripheral IC)

Outline: Serial communication is performed, connecting ports with the $\overline{\text{CS}}$ pin of a peripheral IC.

Figure 2.3.20 shows a connection diagram, and Figure 2.3.21 shows a timing chart.




Fig. 2.3.20 Connection diagram

Specifications: • Use of serial I/O1 (Not using automatic transfer function)

• Synchronous clock frequency : 131 kHz ($f(X_{IN}) = 4.19$ MHz is divided by 32)

• Transfer direction: LSB first

Not use of serial I/O1 interrupt

• Port P62 is connected to the CS pin ("L" active) of the peripheral IC for transmission control; the output level of port P62 is controlled by software.




Fig. 2.3.21 Timing chart

Figure 2.3.22 shows the registers setting relevant to the transmission side, and Figure 2.3.23 shows the setting of transmission data.




Fig. 2.3.22 Registers setting relevant to transmission side




Fig. 2.3.23 Setting of transmission data

2.3 Serial I/O

Control procedure: When the registers are set as shown in Figure 2.3.22, the serial I/O1 can transmit 1-byte data by writing data to the serial I/O1 register.

Thus, after setting the \overline{CS} signal to "L", write the transmission data to the serial I/O1 register by each 1 byte; and return the \overline{CS} signal to "H" when the target number of bytes has been transmitted.

Figure 2.3.24 shows a control procedure.




Fig. 2.3.24 Control procedure

(2) Transmission/Reception using automatic transfer

Outline: Serial transmission/reception control is performed, using the serial automatic transfer function.

Figure 2.3.25 shows a connection diagram, and Figure 2.3.26 shows a timing chart of serial data transmission/reception.




Fig. 2.3.25 Connection diagram

Specifications: • Use of serial I/O1 using automatic transfer function

- Synchronous clock frequency: 131 kHz ($f(X_{IN}) = 4.19$ MHz is divided by 32.)
- Transfer direction: LSB first
- Transmission/reception byte number: 8 bytes/block each
- Transfer interval for 1-byte: 244 μ s (32 cycles of transfer clock)
- Not use of serial I/O1 automatic transfer interrupt

Figure 2.3.27 shows the relevant registers setting, and Figure 2.3.28 shows the control procedure.




Fig. 2.3.26 Timing chart of serial data transmission/reception

2.3 Serial I/O




Fig. 2.3.27 Relevant registers setting




Fig. 2.3.28 Control procedure

2.3 Serial I/O

2.3.6 Serial I/O2 connection examples

(1) Control of peripheral IC equipped with CS pin

Figure 2.3.29 shows connection examples with peripheral ICs equipped with the CS pin.




Fig. 2.3.29 Serial I/O2 connection examples (1)

(2) Connection with microcomputer

Figure 2.3.30 shows connection examples with another microcomputer.




Fig. 2.3.30 Serial I/O2 connection examples (2)

2.3 Serial I/O

2.3.7 Serial I/O2's modes

A clock synchronous or clock asynchronous (UART) can be selected for the serial I/O2. Figure 2.3.31 shows the serial I/O2's modes, and Figure 2.3.32 shows the serial I/O2 transfer data format.




Fig. 2.3.31 Serial I/O2's modes




Fig. 2.3.32 Serial I/O2 transfer data format

2.3.8 Serial I/O2 application examples

(1) Communication (transmission/reception) using clock synchronous serial I/O

Outline: 2-byte data is transmitted and received, using the clock synchronous serial I/O. The $\overline{S_{RDY2}}$ signal is used for communication control.

Figure 2.3.33 shows a connection diagram, and Figure 2.3.34 shows a timing chart.




Fig. 2.3.33 Connection diagram

Specifications: • Use of serial I/O2 in clock synchronous serial I/O

- Synchronous clock frequency: 125 kHz ($f(X_{IN}) = 4$ MHz is divided by 32)
- Use of $\overline{S_{RDY2}}$ (receivable signal)
- The reception side outputs the $\overline{S_{RDY2}}$ signal at intervals of 2 ms (generated by the timer), and 2-byte data is transferred from the transmission side to the reception side.




Fig. 2.3.34 Timing chart

2.3 Serial I/O

Figure 2.3.35 shows the registers setting relevant to the transmission side, and Figure 2.3.36 shows the registers setting relevant to the reception side.




Fig. 2.3.35 Registers setting relevant to transmission side




Fig. 2.3.36 Registers setting relevant to reception side

2.3 Serial I/O

Figure 2.3.37 shows a control procedure of the transmission side, and Figure 2.3.38 shows a control procedure of the reception side.




Fig. 2.3.37 Control procedure of transmission side




Fig. 2.3.38 Control procedure of reception side

2.3 Serial I/O

(2) Output of serial data (control of peripheral IC)

Outline: Serial communication is performed, connecting port P57 with the $\overline{\text{CS}}$ pin of a peripheral IC.

Figure 2.3.39 shows a connection diagram, and Figure 2.3.40 shows a timing chart.




Fig. 2.3.39 Connection diagram

Specifications: • Use of serial I/O2 in clock synchronous serial I/O

• Synchronous clock frequency: 125 kHz ($f(X_{IN}) = 4$ MHz is divided by 32)

• Transfer direction: LSB first

• Not use of receive/transmit interrupts of serial I/O2

• Port P57 is connected with the CS pin ("L" active) of the peripheral IC for transmission control; the output level of port P57 is controlled by software.




Fig. 2.3.40 Timing chart

Figure 2.3.41 shows the relevant registers setting and Figure 2.3.42 shows the setting of transmission data.




Fig. 2.3.41 Relevant registers setting




Fig. 2.3.42 Setting of transmission data

2.3 Serial I/O

Figure 2.3.43 shows a control procedure.




Fig. 2.3.43 Control procedure

(3) Cyclic transmission or reception of block data (data of specified number of bytes) between two microcomputers

Outline: When the clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronous clock. It is necessary to correct that constantly, using "heading adjustment".

> This "heading adjustment" is carried out by using the interval between blocks in this example.

Figure 2.3.44 shows a connection diagram.




Fig. 2.3.44 Connection diagram

Specifications: • Use of serial I/O2 in clock synchronous serial I/O

• Synchronous clock frequency : 131 kHz ($f(X_{IN}) = 4.19$ MHz is divided by 32.)

• Byte cycle: 488 μs

• Number of bytes for transmission or reception : 8 bytes/block each

• Block transfer cycle: 16 ms Block transfer term: 3.5 ms • Interval between blocks: 12.5 ms • Heading adjustment time: 8 ms · Transfer direction: LSB first

Limitations of the specifications:

- Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle - time for transferring 1-byte data" (in this example, the time taken from generating of the serial I/O2 receive interrupt request to input of the next synchronous clock is 431 µs).
- "Heading adjustment time < interval between blocks" must be satisfied.

2.3 Serial I/O

The communication is performed according to the timing shown in Figure 2.3.45. In the slave unit, when a synchronous clock is not input within a certain time (heading adjusment time), the next clock input is processed as the beginning (heading) of a block.

When a clock is input again after one block (8 bytes) is received, the clock is ignored.

Figure 2.3.46 shows the relevant registers setting in the master unit and Figure 2.3.47 shows the relevant registers setting in the slave unit.




Fig. 2.3.45 Timing chart




Fig. 2.3.46 Relevant registers setting in master unit




Fig. 2.3.47 Relevant registers setting in slave unit

2.3 Serial I/O

Control procedure by software:

Control in the master unit

After setting the relevant registers shown in Figure 2.3.46, the master unit starts transmission or reception of 1-byte data by writing transmission data to the serial I/O2 transmit buffer register. To perform the communication in the timing shown in Figure 2.3.45, take the timing into account and write transmission data. Additionally, read out the reception data when the serial I/O2 transmit interrupt request bit is set to "1," or before the next transmission data is written to the serial I/O2 transmit buffer register.

Figure 2.3.48 shows a control procedure of the master unit using timer interrupts.




Fig. 2.3.48 Control procedure of master unit

Control in the slave unit

After setting the relevant registers as shown in Figure 2.3.47, the slave unit becomes the state where a synchronous clock can be received at any time, and the serial I/O2 receive interrupt request bit is set to "1" each time an 8-bit synchronous clock is received.

In the serial I/O2 receive interrupt processing routine, the data to be transmitted next is written to the transmit buffer register after the received data is read out.

However, if no serial I/O2 receive interrupt occurs for a certain time (heading adjustment time or more), the following processing will be performed.

- 1. The first 1-byte data of the transmission data in the block is written into the transmit buffer register.
- 2. The data to be received next is processed as the first 1 byte of the received data in the block. Figure 2.3.49 shows a control procedure of the slave unit using the serial I/O2 receive interrupt and any timer interrupt (for heading adjustment).




Fig. 2.3.49 Control procedure of slave unit

2.3 Serial I/O

(4) Communication (transmission/reception) using asynchronous serial I/O (UART)

Outline: 2-byte data is transmitted and received, using the asynchronous serial I/O. Port P56 is used for communication control.

Figure 2.3.50 shows a connection diagram, and Figure 2.3.51 shows a timing chart.




Fig. 2.3.50 Connection diagram

Specifications: • Use of serial I/O2 in UART

• Transfer bit rate : 9600 bps $(f(X_{IN}) = 3.6864 \text{ MHz} \text{ is divided by } 384)$

• Data format: 1ST-8DADA-2ST

• Communication control using port P5₆ (The output level of port P5₆ is controlled by softoware.)

• 2-byte data is transferred from the transmission side to the receiption side at

intervals of 10 ms generated by the timer.




Fig. 2.3.51 Timing chart

Table 2.3.1 shows setting examples of the baud rate generator (BRG) values and transfer bit rate values.

Table 2.3.1 Setting examples of baud rate generator values and transfer bit rate values

Transfer bit rate (Note 1)	f(XI	N) = 3.6864 M	Hz	f(XIN) = 4 MHz			
	BRG count source (Note 2)	BRG setting value	Actual rate	BRG count source (Note 2)	BRG setting value	Actual rate	
600	f(XIN)/4	95(5F16)	600.00	f(XIN)/4	103(6716)	600.96	
1200	f(XIN)/4	47(2F16)	1200.00	f(XIN)/4	51(3316)	1201.92	
2400	f(XIN)/4	23(1716)	2400.00	f(XIN)/4	25(1916)	2403.85	
4800	f(XIN)/4	11(0B16)	4800.00	f(XIN)/4	12(0C16)	4807.69	
9600	f(XIN)/4	5(0516)	9600.00	f(XIN)	25(1916)	9615.38	
19200	f(XIN)/4	2(0216)	19200.00	f(XIN)	12(0C16)	19230.77	
38400	f(XIN)	5(0516)	38400.00	f(XIN)	5(0516)	41666.67	
76800	f(XIN)	2(0216)	76800.00	f(XIN)	2(0216)	83333.33	
31250	_	_	_	f(XIN)	7(0716)	31250.00	
62500	_	_	_	f(XIN)	3(0316)	62500.00	

Notes 1: Equation of transfer bit rate:

Transfer bit rate (bps) =
$$\frac{f(XIN)}{(BRG \text{ setting value } + 1) \times 16 \times m^*}$$

*m: When bit 0 of the serial I/O2 control register (address 001D₁₆) is set to "0", a value of m is 1.

When bit 0 of the serial I/O2 control register is set to "1", a value of m is 4.

2: Select the BRG count source with bit 0 of the serial I/O2 control register (address 001D₁₆).

2.3 Serial I/O

Figure 2.3.52 shows the registers setting relevant to the transmission side; Figure 2.3.53 shows the registers setting relevant to the reception side.




Fig. 2.3.52 Registers setting relevant to transmission side




Fig. 2.3.53 Registers setting relevant to reception side

2.3 Serial I/O

Figure 2.3.54 shows a control procedure of the transmission side, and Figure 2.3.55 shows a control procedure of the reception side.




Fig. 2.3.54 Control procedure of transmission side




Fig. 2.3.55 Control procedure of reception side

2.3 Serial I/O

2.3.9 Notes on serial I/O1

(1) Clock

■ Using internal clock

After setting the synchronous clock to an internal clock, clear the serial I/O interrupt request bit before perform the normal serial I/O transfer or the serial I/O automatic transfer.

■ Using external clock

After inputting "H" level to the external clock input pin, clear the serial I/O interrupt request bit before performing the normal serial I/O transfer or the serial I/O automatic transfer.

(2) Using serial I/O1 interrupt

Clear bit 3 of the interrupt request register 1 to "0" by software.

(3) State of South pin

The South pin control bit of the serial I/O1 control register 2 can be used to select the state of the South pin when serial data is not transferred; either output active or high-impedance. However, when selecting an external synchronous clock; the South pin can become the high-impedance state by setting the South pin control bit to "1" when the serial I/O1 clock input is at "H" after transfer completion.

(4) Serial I/O initialization bit

- Set "0" to the serial I/O initialization bit of the serial I/O1 control register 1 when terminating a serial transfer during transferring.
- When writing "1" to the serial I/O initialization bit, the serial I/O1 is enabled, but each register is not initialized. Set the value of each register by program.

(5) Handshake signal

■ SBUSY1 input signal

Input an "H" level to the S_{BUSY1} input and an "L" level signal to the \overline{S}_{BUSY1} input in the initial state. When the external synchronous clock is selected, switch the input level to the S_{BUSY1} input and the \overline{S}_{BUSY1} input while the serial I/O1 clock input is in "H" state.

■ Srdy1 input•output signal

When selecting the internal synchronous clock, input an "L" level to the S_{RDY1} input and an "H" level signal to the \overline{S}_{RDY1} input in the initial state.

(6) 8-bit serial I/O mode

■ When selecting external synchronous clock

When an external synchronous clock is selected, the contents of the serial I/O1 register are being shifted continually while the transfer clock is input to the serial I/O1 clock pin. In this case, control the clock externally.

(7) In automatic transfer serial I/O mode

■ Set of automatic transfer interval

• When the S_{BUSY1} output is used, and the S_{BUSY1} output and the S_{STB1} output function as signals for each transfer data set by the S_{BUSY1} output•S_{STB1} output function selection bit of serial I/O1 control register 2; the transfer interval is inserted before the first data is transmitted/received, and after the last data is transmitted/received. Accordingly, regardless of the contents of the S_{BUSY1} output•S_{STB1} output function selection bit, this transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of serial I/O1 control register 3.

2.3 Serial I/O

- When using the S_{STB1} output, regardless of the contents of the S_{BUSY1} output •S_{STB1} output function selection bit, this transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of serial I/O1 control register 3.
- When using the combined output of S_{BUSY1} and S_{STB1} as the signal for each of all transfer data set, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the value set by the automatic transfer interval set bits.
- Set the transfer interval of each 1-byte data transfer to 5 or more cycles of the internal clock ϕ after the rising edge of the last bit of a 1-byte data.
- When selecting an external clock, the set of automatic transfer interval becomes invalid.

■ Set of serial I/O1 transfer counter

- Write the value decreased by 1 from the number of transfer data bytes to the serial I/O1 transfer counter.
- When selecting an external clock, after writing a value to the serial I/O1 register/transfer counter, wait for 5 or more cycles of internal clock φ before inputting the transfer clock to the serial I/O1 clock pin.

■ Serial I/O initialization bit

A serial I/O1 automatic transfer interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation. Disable it with the interrupt enable bit as necessary by program.

2.3 Serial I/O

2.3.10 Notes on serial I/O2

(1) Notes when selecting clock synchronous serial I/O

① Stop of transmission operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk21, Sclk22 and SRDY2 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O2 enable bit to "0" (serial I/O2 disabled).

3 Stop of transmit/receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, simultaneously clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O2 enable bit to "0" (serial I/O2 disabled) (refer to (1), ①).

(2) Notes when selecting clock asynchronous serial I/O

① Stop of transmission operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, S_{CLK21} , S_{CLK22} and \overline{S}_{RDY2} function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

3 Stop of transmit/receive operation

Only transmission operation is stopped.

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, S_{CLK21} , S_{CLK22} and $\overline{S_{RDY2}}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

Only receive operation is stopped.

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

(3) SRDY2 output of reception side

When signals are output from the $\overline{S_{RDY2}}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{S_{RDY2}}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

(4) Setting serial I/O2 control register again

Set the serial I/O2 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig. 2.3.56 Sequence of setting serial I/O2 control register again

2.3 Serial I/O

(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the serial I/O2 clock input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at "H" of the serial I/O2 clock input level.

(7) Transmit interrupt request when transmit enable bit is set

The transmission interrupt request bit is set and the interruption request is generated even when selecting timing that either of the following flags is set to "1" as timing where the transmission interruption is generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Therefore, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.

- ① Transmit enable bit is set to "1"
- 2 Transmit interrupt request bit is set to "0"

Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1".

(8) Using TxD pin

The P5 $_5$ /TxD P-channel output disable bit of UART control register is valid in both cases: using as a normal I/O port and as the TxD pin. Do not supply Vcc + 0.3 V or more even when using the P5 $_5$ /TxD pin as an N-channel open-drain output.

Additionally, in the serial I/O2, the TxD pin latches the last bit and continues to output it after completing transmission.

This paragraph describes the setting method of FLD controller relevant registers, notes etc.

2.4.1 Memory assignment




Fig. 2.4.1 Memory assignment of FLD controller relevant registers

2.4.2 Relevant registers




Fig. 2.4.2 Structure of P1FLDRAM write disable register




Fig. 2.4.3 Structure of P3FLDRAM write disable register




Fig. 2.4.4 Structure of FLD mode register




Fig. 2.4.5 Structure of Tdisp time set register




Fig. 2.4.6 Structure of Toff1 time set register




Fig. 2.4.7 Structure of Toff2 time set register




Fig. 2.4.8 Structure of FLD data pointer/FLD data pointer reload register




Fig. 2.4.9 Structure of port P0FLD/port switch register

	FLD/port sw 5 b4 b3 b2 b1 b0	ilCi	i register_				
D7 00 03	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		t P2FLD/port switch reg FPR: address 0EFA ₁₆)	ster			
		b	Name	Functions	At reset	R	W
		0	Port P2 ₀ FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
		1	Port P21FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
		2	Port P22FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
		. 3	Port P23FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	<u> </u>	4	Port P24FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
		. 5	Port P25FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
		6	Port P26FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
<u> </u>		7	Port P27FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0

Fig. 2.4.10 Structure of port P2FLD/port switch register




Fig. 2.4.11 Structure of port P8FLD/port switch register




Fig. 2.4.12 Structure of port P8FLD output control register




Fig. 2.4.13 Structure of interrupt request register 2




Fig. 2.4.14 Structure of interrupt control register 2

2.4.3 FLD controller application examples

(1) Key-scan using FLD automatic display and segments

Outline: Key read-in with segment pins is performed by software using the FLD automatic display mode.




Fig. 2.4.15 Connection diagram

Specifications: •Use of total 20 FLD ports (10 digits; 10 segments (8 key-scan included))

- •Use of FLD automatic display mode
- •Display in gradation display mode and 16 timing mode
- •Toff1 = 40 μ s, Toff2 = 64 μ s, Tdisp = 204 μ s, Tscan = 3 X Tdisp = 720 μ s, $f(X_{IN})$ = 4 MHz
- •Use of FLD blanking interrupt

Figure 2.4.16 shows the timing chart of key-scan, and Figure 2.4.17 shows the enlarged view of Tscan. After switching the segment pin to an output port, generate the waveform shown Figure 2.4.17 by software and perform key-scan.




Fig. 2.4.16 Timing chart of key-scan using FLD automatic display mode and segments




Fig. 2.4.17 Enlarged view of FLD₀ (P2₀) to FLD₇ (P2₇) Tscan

Figure 2.4.18 shows the setting of relevant registers.





Fig. 2.4.18 Setting of relevant registers



2.4 FLD controller

Setting of FLD automatic display RAM:

Table 2.4.1 FLD automatic display RAM map

1	to	16	timina	display	data	stored area
---	----	----	--------	---------	------	-------------

1 10 10 1	iiiiiig	uispia	y uaid	3 51016	eu ai e	а		
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0FB016	FLD ₇	FLD ₆		FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB116	FLD ₇		FLD ₅		FLD3	FLD ₂	FLD ₁	FLD ₀
0FB216	FLD ₇	FLD ₆	FLD ₅	FLD ₄		FLD ₂	FLD ₁	FLD ₀
0FB316	FLD ₇			FLD ₄		FLD ₂	FLD ₁	
0FB416	FLD ₇			FLD ₄		FLD ₂	FLD ₁	-
0FB516	FLD ₇		FLD ₅	FLD ₄		FLD ₂	FLD ₁	FLD ₀
0FB6 ₁₆	FLD ₇		FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB7 ₁₆	FLD7		FLD ₅	FLD ₄		FLD ₂	FLD ₁	FLD ₀
0FB816	FLD ₇		FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB916	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD ₃	FLD ₂	FLD ₁	FLD ₀
0FBA ₁₆								
0FBB ₁₆								
0FBC ₁₆								
0FBD ₁₆								
0FBE ₁₆								
0FBF16								
0FC016								FLD8
0FC1 ₁₆							FLD ₉	
0FC216							FLD ₉	FLD8
0FC316							FLD ₉	FLD8
0FC416							FLD ₉	FLD8
0FC516							FLD ₉	FLD8
0FC616							FLD ₉	FLD ₈
0FC7 ₁₆							FLD ₉	FLD8
0FC816							FLD ₉	FLD8
0FC916							FLD ₉	FLD8
0FCA ₁₆								
0FCB ₁₆								
0FCC16								
0FCD ₁₆								
0FCE ₁₆								
0FCF16								
0FD016	FLD23	FLD ₂₂	FLD ₂₁	FLD ₂₀	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆
0FD1 ₁₆							FLD ₁₇	
0FD216	FLD23	FLD22	FLD21	FLD20	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆
0FD316	FLD23	FLD22	FLD21	FLD20	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆
0FD416	FI D23	FI D22	FI D21	FL D20	FI D19	FI D18	FLD ₁₇	FL D16
0FD516							FLD ₁₇	
0FD616							FLD ₁₇	
0FD716							FLD ₁₇	
0FD816							FLD ₁₇	
0FD916	FI D23	FI D22	FI D21	FL D20	FL D19	FI D18	FLD ₁₇	FL D16
0FDA ₁₆			- 2021		,		,	
0FDB16								
0FDC16								
0FDD16								
0FDE16								
0FDF16								
0FE016	 				 		FI Das	FLD ₂₄
0FE116	-				-		FLD25	
0FE216							FLD25	
0FE216 0FE316					 		FLD25	
0FE416							FLD25	
							FLD25	
0FE516							FL Doc	FLD24
0FE616					-			
0FE716					-		FLD25	
0FE816							FLD25	
0FE916							FLD25	FLD ₂₄
	_							

C == = = = = = = =	، بما مدا		-1-4-	-4	
Gradation	aispiav	control	gata	storea	area

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	digit pin
									•
0F60 ₁₆								FLD ₀	
0F61 ₁₆								FLD ₀	\rightarrow FLD ₂₄ (P3 ₀)
0F6216	FLD ₇	FLD ₆	FLD ₅			FLD ₂			\rightarrow FLD ₂₃ (P1 ₇)
0F63 ₁₆	FLD ₇					FLD ₂			\rightarrow FLD ₂₂ (P1 ₆)
0F6416		FLD ₆							\rightarrow FLD ₂₁ (P1 ₅)
0F6516		FLD ₆							\rightarrow FLD ₂₀ (P1 ₄)
0F6616	FLD ₇	FLD ₆				FLD ₂			\rightarrow FLD ₁₉ (P1 ₃)
0F67 ₁₆								FLD ₀	
0F6816	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀	\rightarrow FLD ₁₇ (P1 ₁)
0F69 ₁₆	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀	\rightarrow FLD ₁₆ (P1 ₀)
0F6A ₁₆									, ,
0F6B ₁₆									
0F6C ₁₆									
0F6D ₁₆									
0F6E ₁₆									
0F6F16									
0F7016								FLD8	
0F71 ₁₆								FLD8	\rightarrow FLD ₂₄ (P3 ₀)
0F7216								FLD8	\rightarrow FLD ₂₃ (P17)
0F7316								FLD8	\rightarrow FLD ₂₂ (P1 ₆)
0F7416								FLD8	\rightarrow FLD ₂₁ (P1 ₅)
0F7516								FLD8	\rightarrow FLD ₂₀ (P1 ₄)
0F76 ₁₆								FLD8	\rightarrow FLD ₁₉ (P1 ₃)
0F7716								FLD8	\rightarrow FLD ₁₈ (P1 ₂)
0F7816							FLD ₉	FLD8	
0F7916							FLD ₉	FLD8	\rightarrow FLD ₁₆ (P1 ₀)
0F7A ₁₆									
0F7B ₁₆									
0F7C ₁₆									
0F7D16									
0F7E16									
^ F = F									

FLD25 FLD24 FLD25 FLD24 FLD25 FLD24 FLD25 FLD24

FLD25 FLD24 FLD25 FLD24

FLD25 FLD24 FLD25 FLD24 FLD25 FLD24

FLD25FLD24

Corresponding

: Area which is used to set segment data

: Area which is used to set digit data

: Area which is available as ordinary RAM

0F7F16

0F8B₁₆ 0F8C₁₆ 0F8D₁₆ 0F8E₁₆ 0F8F16

0F90₁₆ 0F91₁₆ 0F92₁₆ 0F93₁₆ 0F94₁₆

0F95₁₆ 0F96₁₆

0F97₁₆ 0F98₁₆ 0F99₁₆




Fig. 2.4.19 FLD digit allocation example

Table 2.4.2 FLD automatic display RAM map example

1 to 16	timin	g disp	olay da	ata sto	ored a	rea				Gradat	tion di	splay	contr	ol data	a store	ed are	a		Corresponding
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	digit pin
0FB016	СН	g	f	е	d	С	b	а	ĺ	0F60 ₁₆	СН	g	f	е	d	С	b	а	\rightarrow FLD ₂₅ (P3 ₁)
0FB1 ₁₆	SAT	g	f	е	d	С	b	а	1	0F61 ₁₆	SAT	g	f	е	d	С	b	а	\rightarrow FLD ₂₄ (P3 ₀)
0FB216	FRI	g	f	е	d	С	b	а		0F6216	FRI	g	f	е	d	С	b	а	\rightarrow FLD ₂₃ (P17)
0FB316	WED	g	f	е	d	С	b	а		0F63 ₁₆	WED	g	f	е	d	С	b	а	\rightarrow FLD ₂₂ (P16)
0FB416	MON	g	f	е	d	С	b	а		0F6416	MON	g	f	е	d	С	b	а	\rightarrow FLD ₂₁ (P1 ₅)
0FB516	SUN	g	f	е	d	С	b	а		0F6516	SUN	g	f	е	d	С	b	а	\rightarrow FLD ₂₀ (P1 ₄)
0FB6 ₁₆	_	g	f	е	d	С	b	а		0F6616	_	g	f	е	d	С	b	а	\rightarrow FLD ₁₉ (P1 ₃)
0FB716		ℴ	₩	00	\triangleright	REC	SP	EP		0F67 ₁₆		ℴ	⋈	00	\triangleright	REC	SP	EP	\rightarrow FLD ₁₈ (P1 ₂)
0FB816										0F6816									\rightarrow FLD ₁₇ (P1 ₁)
0FB916									1	0F69 ₁₆									\rightarrow FLD ₁₆ (P1 ₀)
0FBA ₁₆									1	0F6A16									
0FBB ₁₆										0F6B ₁₆									
0FBC ₁₆									1	0F6C16									
0FBD16									1	0F6D16									
0FBE16										0F6E16									
0FBF16										0F6F16									
0FC016	1						D14	414		0F7016							D14		\rightarrow FLD ₂₅ (P3 ₁)
0FC1 ₁₆					ļ		PM	AM		0F71 ₁₆							PM	AM	\rightarrow FLD ₂₄ (P3 ₀)
0FC216								THU		0F7216								THU	\rightarrow FLD ₂₃ (P1 ₇)
0FC316								TUE	ļ	0F7316								TUE	\rightarrow FLD ₂₂ (P1 ₆)
0FC416								<u> </u>	1	0F74 ₁₆								l i	\rightarrow FLD ₂₁ (P1 ₅)
0FC516								- :		0F7516								:	\rightarrow FLD ₂₀ (P1 ₄)
0FC616									-	0F76 ₁₆									\rightarrow FLD ₁₉ (P1 ₃)
0FC716									ļ	0F7716									\rightarrow FLD ₁₈ (P1 ₂)
0FC816					-		느	1 5 /5 /	1	0F78 ₁₆							L L	EVE.	\rightarrow FLD ₁₇ (P1 ₁)
0FC916	<u> </u>						R	LEVEL]	0F79 ₁₆							R	LEVEL	\rightarrow FLD ₁₆ (P1 ₀)

: Unused

Control procedure:





Fig. 2.4.20 Control procedure



2.4 FLD controller

(2) Key-scan using FLD automatic display and digits

Outline: Key read-in with digit output waveforms is performed by software using the FLD automatic display mode.




Fig. 2.4.21 Connection diagram

Specifications: •Use of total 20 FLD ports (10 digits, 8 key-scan included; 10 segments)

- •Use of FLD automatic display mode
- •Display in gradation display mode and 16 timing mode
- •Toff1 = 40 ms, Toff2 = 64 ms, Tdisp = 204 ms, Tscan = 0 ms, $f(X_{IN})$ = 4 MHz
- •Use of FLD digit interrupt

Figure 2.4.22 shows the timing chart of key-scan.




Fig. 2.4.22 Timing chart of key-scan using FLD automatic display mode and digits

Figure 2.4.23 shows the setting of relevant registers.





Fig. 2.4.23 Setting of relevant registers



2.4 FLD controller

Setting of FLD automatic display RAM:

Table 2.4.3 FLD automatic display RAM map

1 to 16 timing display data store	ed area
-----------------------------------	---------

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0FB016	FLD ₇	FLD ₆		FLD4	FLDз	FLD ₂	FLD ₁	FLD ₀
0FB116	FLD ₇			FLD4	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB216	FLD ₇			FLD4	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB3 ₁₆	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB416	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB516	FLD7	FLD ₆	FLD ₅	FLD4	FLD3	FLD ₂	FLD ₁	FLD ₀
0FB616	FLD7		FLD ₅		FLD3	FLD ₂	FLD ₁	FLD ₀
							FLD ₁	FLD ₀
0FB716	FLD ₇		FLD ₅					
0FB816	FLD ₇		FLD ₅	FLD ₄			FLD ₁	FLD ₀
0FB916	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLDз	FLD ₂	FLD ₁	FLD ₀
0FBA ₁₆								
0FBB ₁₆								
0FBC ₁₆								
0FBD ₁₆								
0FBE ₁₆								
0FBF16				l	 	 		
0FC016	-			 	 	 	FI Do	FLD8
0FC116	-			-	 	 	FLD ₉	FLD8
0FC216							FLD9	
0FC316							FLD9	
0FC416							FLD ₉	
0FC516							FLD ₉	
0FC616							FLD9	FLD8
0FC7 ₁₆							FLD ₉	FLD ₈
0FC816							FLD9	
0FC916							FLD9	
0FCA ₁₆							I LD3	I LD
0FCB16								
0.00								
0FCC ₁₆								
0FCD ₁₆								
0FCE ₁₆								
0FCE ₁₆ 0FCF ₁₆								
0FCE ₁₆	FLD23	FLD22	FLD21	FLD20	FLD19	FLD ₁₈	FLD ₁₇	FLD ₁₆
0FCE16 0FCF16 0FD016								
0FCE16 0FCF16 0FD016 0FD116	FLD23	FLD22	FLD21	FLD20	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆
0FCE16 0FCF16 0FD016 0FD116 0FD216	FLD23 FLD23	FLD22 FLD22	FLD21 FLD21	FLD20 FLD20	FLD19 FLD19	FLD18 FLD18	FLD17 FLD17	FLD ₁₆ FLD ₁₆
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316	FLD23 FLD23 FLD23	FLD22 FLD22 FLD22	FLD21 FLD21 FLD21	FLD20 FLD20 FLD20	FLD19 FLD19 FLD19	FLD18 FLD18 FLD18	FLD17 FLD17 FLD17	FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416	FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516	FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD616 0FD716	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD516 0FD616 0FD716	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD616 0FD716	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD516 0FD616 0FD716	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD716 0FD816 0FD916 0FD916	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD716 0FD916 0FD916 0FD916 0FD816	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD016 0FD216 0FD316 0FD516 0FD516 0FD716 0FD816 0FD816 0FDB16 0FDB16 0FDB16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD016 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD716 0FD816 0FD816 0FD816 0FDB16 0FDB16 0FDB16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD316 0FD516 0FD516 0FD716 0FD816 0FD816 0FDB16 0FDB16 0FDC16 0FDD16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD316 0FD416 0FD516 0FD616 0FD716 0FD816 0FDA16 0FDB16 0FDC16 0FDD16 0FDD16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD216 0FD516 0FD516 0FD716 0FD816 0FDA16 0FDB16 0FDB16 0FDD16 0FDD16 0FDD16 0FDD16 0FDD16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD216 0FD216 0FD316 0FD316 0FD516 0FD616 0FD916 0FD916 0FDB16 0FDD16 0FDD16 0FDE16 0FDE16 0FDE16 0FDE16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD316 0FD416 0FD516 0FD516 0FD716 0FD816 0FD816 0FDB16 0FDB16 0FDC16 0FDC16 0FDF16 0FDF16 0FDF16 0FDF16 0FDF16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16
0FCE16 0FCF16 0FD116 0FD216 0FD216 0FD316 0FD316 0FD516 0FD616 0FD916 0FD916 0FDB16 0FDD16 0FDD16 0FDE16 0FDE16 0FDE16 0FDE16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD316 0FD416 0FD516 0FD516 0FD716 0FD816 0FD816 0FDB16 0FDB16 0FDC16 0FDC16 0FDF16 0FDF16 0FDF16 0FDF16 0FDF16	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD216 0FD516 0FD516 0FD516 0FD816 0FD816 0FD816 0FDB16 0FDD16 0FDD16 0FDD16 0FDD16 0FDE16 0FDE16 0FD516 0FD516 0FD516	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD216 0FD316 0FD516 0FD516 0FD716 0FD816 0FDA16 0FDB16 0FDD16 0FDD16 0FDE16 0FDE16 0FDE16 0FDE16 0FDE16 0FDE16 0FD516 0FD516 0FD516 0FD516 0FD516 0FD516 0FD516 0FD516 0FD516 0FD516	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD216 0FD316 0FD516 0FD616 0FD716 0FD816 0FDA16 0FDB16 0FDD16 0FDD16 0FDE16 0FDE16 0FDE16 0FDE16 0FE216 0FE316 0FE316 0FE316 0FE316	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24
OFCE16 OFCF16 OFD116 OFD116 OFD216 OFD316 OFD316 OFD516 OFD616 OFD616 OFD916 OFD916 OFDD16 OFDD16 OFDD16 OFDE16 OFDE16 OFE116 OFE216 OFE316 OFE316 OFE316 OFE316 OFE316 OFE316 OFE316 OFE316 OFE316	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24
0FCE16 0FCF16 0FD116 0FD116 0FD216 0FD216 0FD316 0FD516 0FD616 0FD716 0FD816 0FDA16 0FDB16 0FDD16 0FDD16 0FDE16 0FDE16 0FDE16 0FDE16 0FE216 0FE316 0FE316 0FE316 0FE316	FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23 FLD23	FLD22 FLD22 FLD22 FLD22 FLD22 FLD22 FLD22	FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21 FLD21	FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20 FLD20	FLD19 FLD19 FLD19 FLD19 FLD19 FLD19 FLD19	FLD18 FLD18 FLD18 FLD18 FLD18 FLD18 FLD18	FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD17 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25 FLD25	FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD16 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24 FLD24

O 1 (*					
Gradation	disbiav	control	gata	storea	area

Gradatio	n disp	lay co	ontrol	data s	stored	area			Corresponding
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	digit pin
0F6016	FLD ₇	FLD ₆	FLD ₅	FLD ₄	FLD3	FLD ₂	FLD ₁	FLD ₀	\rightarrow FLD ₂₅ (P3 ₁)
0F61 ₁₆						FLD ₂	FLD ₁	FLD ₀	\rightarrow FLD ₂₄ (P3 ₀)
0F6216						FLD ₂			\rightarrow FLD ₂₃ (P1 ₇)
0F6316		FLD6				FLD ₂			\rightarrow FLD ₂₂ (P1 ₆)
0F6416		FLD ₆				FLD ₂			\rightarrow FLD ₂₁ (P1 ₅)
0F6516						FLD ₂			\rightarrow FLD ₂₀ (P1 ₄)
0F6616						FLD ₂			
0F6716						FLD ₂			\rightarrow FLD ₁₉ (P1 ₃)
						FLD2			\rightarrow FLD ₁₈ (P1 ₂)
0F6816									\rightarrow FLD ₁₇ (P1 ₁)
0F69 ₁₆	FLD7	FLD6	FLD5	FLD4	FLD3	FLD ₂	FLD1	FLD0	\rightarrow FLD ₁₆ (P1 ₀)
0F6A16									
0F6B ₁₆									
0F6C ₁₆									
0F6D ₁₆									
0F6E16									
0F6F16									
0F7016							FLD ₉	FLD8	\rightarrow FLD ₂₅ (P3 ₁)
0F71 ₁₆							FLD ₉	FLD8	\rightarrow FLD ₂₄ (P3 ₀)
0F7216								FLD8	\rightarrow FLD ₂₃ (P1 ₇)
0F7316								FLD8	\rightarrow FLD ₂₂ (P1 ₆)
0F7416								FLD8	\rightarrow FLD ₂₁ (P1 ₅)
0F7516								FLD8	\rightarrow FLD ₂₀ (P1 ₄)
0F7616								FLD8	\rightarrow FLD ₁₉ (P1 ₃)
0F7716								FLD8	\rightarrow FLD ₁₈ (P1 ₂)
0F7816								FLD8	\rightarrow FLD ₁₈ (F12) \rightarrow FLD ₁₇ (P1 ₁)
0F7916								FLD8	\rightarrow FLD17 (F11) \rightarrow FLD16 (P10)
0F7A16							I LD9	I LD6	→ FLD16 (P 10)
0F7B16									
0F7C16									
0F7D16									
0F7E16									
0F7F16									
0F8016	FLD23								
	FLD23								
0F8216	FLD23								
0F8316	FLD23								
0F8416	FLD23								
0F8516	FLD23								
0F86 ₁₆	FLD23	FLD22	FLD ₂₁	FLD ₂₀	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆	
0F87 ₁₆	FLD23	FLD ₂₂	FLD ₂₁	FLD ₂₀	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆	
0F8816	FLD23	FLD ₂₂	FLD ₂₁	FLD ₂₀	FLD ₁₉	FLD ₁₈	FLD ₁₇	FLD ₁₆	
0F8916	FLD ₂₃								
0F8A ₁₆									
0F8B16									
0500			-			 	-		

FLD25 FLD24 FLD25 FLD24 FLD25 FLD24 FLD25 FLD24 FLD25 FLD24 FLD25 FLD24

FLD25FLD24 FLD25 FLD24 FLD25 FLD24

FLD25 FLD24

: Area which is used to set segment data

: Area which is used to set digit data

: Area which is available as ordinary RAM

0F8B₁₆ 0F8C₁₆ 0F8D₁₆ 0F8E16 0F8F16

0F9016 0F91₁₆ 0F92₁₆ 0F93₁₆ 0F94₁₆ 0F95₁₆ 0F96₁₆

0F97₁₆ 0F98₁₆ 0F9916

2.4 FLD controller




Fig. 2.4.24 FLD digit allocation example

Table 2.4.4 FLD automatic display RAM map example

1 to 16	timin	g disp	olay da	ata st	ored a	ırea			Grada	tion di	splay	contr	ol data	a store	ed are	a		Corresponding
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	digit pin
0FB016	СН	g	f	е	d	С	b	а	0F6016	СН	g	f	е	d	С	b	а	\rightarrow FLD ₂₅ (P3 ₁)
0FB1 ₁₆	SAT	g	f	е	d	С	b	а	0F61 ₁₆	SAT	g	f	е	d	С	b	а	\rightarrow FLD ₂₄ (P3 ₀)
0FB216	FRI	g	f	е	d	С	b	а	0F62 ₁₆	FRI	g	f	е	d	С	b	а	\rightarrow FLD ₂₃ (P17)
0FB316	WED	g	f	е	d	С	b	а	0F63 ₁₆	WED	g	f	е	d	С	b	а	\rightarrow FLD ₂₂ (P1 ₆)
0FB416	MON	g	f	е	d	С	b	а	0F64 ₁₆	MON	g	f	е	d	С	b	а	\rightarrow FLD ₂₁ (P1 ₅)
0FB516	SUN	g	f	е	d	С	b	а	0F6516	SUN	g	f	е	d	С	b	а	\rightarrow FLD ₂₀ (P1 ₄)
0FB6 ₁₆	_	g	f	е	d	С	b	а	0F6616	_	g	f	е	d	С	b	а	\rightarrow FLD ₁₉ (P1 ₃)
0FB7 ₁₆		₩	\bowtie	00	\triangleright	REC	SP	EP	0F67 ₁₆		ℴ	⋈	00	\triangleright	REC	SP	EP	\rightarrow FLD ₁₈ (P1 ₂)
0FB816									0F6816									\rightarrow FLD ₁₇ (P1 ₁)
0FB916									0F69 ₁₆									\rightarrow FLD ₁₆ (P1 ₀)
0FBA ₁₆									0F6A16] , , ,
0FBB ₁₆									0F6B ₁₆									
0FBC ₁₆									0F6C ₁₆									
0FBD ₁₆									0F6D ₁₆									
0FBE ₁₆									0F6E16									
0FBF16									0F6F16									
0FC016									0F7016									\rightarrow FLD ₂₅ (P3 ₁)
0FC1 ₁₆							PM	AM	0F71 ₁₆							PM	AM	\rightarrow FLD ₂₄ (P3 ₀)
0FC216								THU	0F7216								THU	\rightarrow FLD ₂₃ (P17)
0FC316								TUE	0F7316								TUE	\rightarrow FLD ₂₂ (P1 ₆)
0FC416								:	0F74 ₁₆								:	\rightarrow FLD ₂₁ (P1 ₅)
0FC516								:	0F7516								:	\rightarrow FLD ₂₀ (P1 ₄)
0FC616									0F7616									\rightarrow FLD ₁₉ (P1 ₃)
0FC7 ₁₆									0F77 ₁₆									\rightarrow FLD ₁₈ (P1 ₂)
0FC816							L		0F7816							L		\rightarrow FLD ₁₇ (P1 ₁)
0FC916							R	LEVEL	0F7916							R	LEVEL	\rightarrow FLD ₁₆ (P1 ₀)

: Unused

Control procedure:





Fig. 2.4.25 Control procedure



2.4 FLD controller

(3) FLD display by software (example of not used FLD controller)

Outline: FLD display and key read-in is performed, using a timer interrupt.




Fig. 2.4.26 Connection diagram

Specifications: •Use of 10 digits and 10 segments (8 key-scan included)

Display controlled by software

•Use of timer 1 interrupt

Figure 2.4.27 shows the timing chart of FLD display by software, and Figure 2.4.28 shows the enlarged view of $P2_0$ to $P2_7$ key-scan. Generate the waveform shown Figure 2.4.28 by software and perform key-scan.




Fig. 2.4.27 Timing chart of FLD display by software




Fig. 2.4.28 Enlarged view of P20 to P27 key-scan

Figure 2.4.29 shows the setting of relevant registers.




Fig. 2.4.29 Setting of relevant registers

2.4 FLD controller





Fig. 2.4.30 FLD digit allocation example

Table 2.4.5 FLD automatic display RAM map example



: Unused

(The automatic display is not performed because FLD controller is not used.)

Control procedure:




Fig. 2.4.31 Control procedure

2.4 FLD controller

(4) Display by combination with digit expander (M35501FP*) (basic combination example)

* For M35501FP, refer to section "3.12 M35501FP".

Outline: The fluorescent display which has many display numbers (36 segments X 16 digits) is displayed by using the digit expander (M35501FP).




Fig. 2.4.32 Connection diagram

Specifications: •Use of M35501FP (M35501FP: 16 digits, 38B5 Group: 36 segments)

Ports P5₀ and P5₁ of 38B5 Group supply signals to the RESET and SEL pins of M35501FP respectively.

The P87 pin (FLD port vacant pin) supply signals to the CLK pin of M35501FP.

- •Use of FLD automatic display mode of 38B5 Group
- •Display in gradation display mode and 16 timing mode
- •Toff1 = 40 μ s, Toff2 = 64 μ s, Tdisp = 204 μ s, f(X_{IN}) = 4 MHz

Figure 2.4.33 shows the timing chart of 38B5 Group and M35501FP, and Figure 2.4.34 shows the timing chart (enlarged view) of digit and segment output.




Fig. 2.4.33 Timing chart of 38B5 Group and M35501FP




Fig. 2.4.34 Timing chart (enlarged view) of digit and segment output

Figure 2.4.35 shows the setting of relevant registers.





Fig. 2.4.35 Setting of relevant registers



2.4 FLD controller

Setting of FLD automatic display RAM:

Table 2.4.6 FLD automatic display RAM map

ddress	Bit 7	Bit 6	Bit 5	Bit 4	Bit	3	Bit 2	Bit 1	ı	Bit 0
ŝ	FLD7	FLD ₆	FLD ₅	FLD	FLC	3 I	FLD2	FLD ₁	F	LD ₀
16 16									$\frac{1}{1}$	
16									İ	
6										
16 16						-			+	
6									İ	
16						4			-	
916 416						+			+	_
BB16									I	
<u>C16</u>									L	
3D16 3E16	-		-	-	+	+	+	+	+	+
F16	T	V	V	V	T		_	_		V
	FLD ₁₅	FLD ₁₄	FLD ₁₃	FLD ₁	2FLD	11 F	LD10	FLD ₉	F	LD ₈
21 ₁₆ 22 ₁₆				+	+	+		\vdash	H	+
316						1			L	
416	\vdash		\vdash	\vdash	+	+	_	-	+	+
C516 C616					+	+			t	+
716									L	
2816	\vdash		\vdash	\vdash	+	+	_		\vdash	+
9 ₁₆					+	+	_		t	
B16						1			L	
<u>C16</u> D16				\vdash	+	+			+	+
16 16						+			t	
F16	T. F.	V V	V	V	V	Į	V	V	E	V
	FLD23	FLD22	FLD21	FLD2	orLD	19 F	LD18	FLD17	Έ	LD16
16 216									İ	
316						Ţ			Γ	
<u>416</u> 516			\vdash		+	+	_		+	+
)6 ₁₆				Ш		1			İ	
)7 16	$\perp \top$				+	1		\Box	F	4
D816 D916				+	+	+	_	\vdash	+	+
DA16						1			İ	
DB16						- -			L	\Box
DC16 DD16					+	+			+	+
)E ₁₆		V	V	V		1		V	İ	
F16	T. F.		TI C		_ V	Ţ	1		Ę	V _
016 116	FLD31	FLD30	FLD29	FLD2	8FLD:	27 F	LD26	FLU25	F	LU24
216									t	
316				HT	$+$ \Box	Ţ			F	$+\Box$
4 ₁₆	\vdash			++	+	+	_		H	+
616						1			İ	
716						-			H	\perp
816 916				++	++	+	+	\vdash	t	+
4 ₁₆						1			İ	
6	\vdash	\vdash	\vdash	\vdash	+	+		<u> </u>	+	+
16 16			\vdash	+	++	+		\vdash	H	+
16			V			1	V.		L	V
F16	V	/////	,,,,,,,,	M.	\		₩	₩	F	▼
016 116		HH	1111	HH	FLD:	35 F	LU34	FLD33	B F	LU32
216	13/	1111	1111			1			İ	
316		HH		HH	\	Ŧ			F	\perp
416 516	1///	HH	1111	HH	+	+		\vdash	H	+
616	1/3//	1111	7777	XXXX		1			t	
7 ₁₆				HH	+	+			\vdash	\perp
916	1/1	HH	1111	HH	*	+			$^{+}$	+
A16	13/		[[]]	XXX,	3	1			I	
B ₁₆ C ₁₆			1111		+	+			+	+
)16)16	1/1/	HH	1111	HH	+	+			t	+
16		7777	1111	XXXX		1	V.	V	L	V
16	///	11111		IIII	y V		V	V		V

2.4 FLD controller




Fig. 2.4.36 FLD digit allocation example

Control procedure:

Figure 2.4.37 shows the control procedure.




Fig. 2.4.37 Control procedure

2.4 FLD controller

(5) Display by combination with digit expander (M35501FP*) (example considering column discrepancy prevention)

* For M35501FP, refer to section "3.12 M35501FP".

Outline: In the case of (4), which is displayed by using the digit expander (M35501FP), if a noise enters signals between 38B5 Group and M35501FP, a column discrepancy of display may occur. Prevent the column discrepancy by using the OVFout output of M35501FP.

The OVF_{OUT} pin of M35501FP outputs an overflow signal. The overflow signal is the signal which outputs "H" synchronizing to the last digit output signal of M35501FP, and the signal is output at definite intervals in the correct state. Incorrect state is detected by measuring the output period of this signal, and a column discrepancy is prevented.




Fig. 2.4.38 Connection diagram

Specifications: •Use of M35501FP (M35501: 16 digits, 38B5 Group: 36 segments)

Ports P5₀ and P5₁ of 38B5 Group supply signal to the RESET and SEL pins of M35501FP respectively.

The P87 pin (FLD port vacant pin) supply signals to the CLK pin of M35501FP.

- •Use of FLD automatic display mode of 38B5 Group
- •Display in gradation display mode and 16 timing mode
- •Toff1 = 40 μ s, Toff2 = 64 μ s, Tdisp = 204 μ s, f(X_{IN}) = 4 MHz

Countermeasures against column discrepancycolumn discrepancy

ightarrow •OVFout output of M35501FP input to CNTR₁ pin of 38B5 Group Input signal to CNTR₁ pin is counted as a count source by timer 4 of 38B5 Group

The timer 6 interrupt is generated each time FLD display period (Tdisp (204 μ s) X 16 column = 3.264 ms), and a value of timer 4 is confirmed. M35501FP is reset at incorrect state.

Figure 2.4.39 shows the timing chart (at correct state) of 38B5 Group and M35501FP, and Figure 2.4.40 shows the timing chart (at incorrect state) of 38B5 Group and M35501FP.




Fig. 2.4.39 Timing chart (at correct state) of 38B5 Group and M35501FP




Fig. 2.4.40 Timing chart (at incorrect state) of 38B5 Group and M35501FP

Figure 2.4.41 shows the setting of relevant registers.





Fig. 2.4.41 Setting of relevant registers



2.4 FLD controller

Control procedure:

Figure 2.4.42 shows the control procedure.





Fig. 2.4.42 Control procedure



2.4 FLD controller

2.4.4 Notes on use

- Set a value of 03₁₆ or more to the Toff1 time set register.
- When displaying in the gradation display mode, select the 16 timing mode by the timing number control bit (bit 4 of FLDC mode register (address 0EF4₁6) = "0").

2.5 A-D converter

This paragraph describes the setting method of A-D converter relevant registers, notes etc.

2.5.1 Memory assignment




Fig. 2.5.1 Memory assignment of A-D converter relevant registers

2.5.2 Relevant registers




Fig. 2.5.2 Structure of A-D control register

2.5 A-D converter




Fig. 2.5.3 Structure of A-D conversion register (low-order)




Fig. 2.5.4 Structure of A-D conversion register (high-order)




Fig. 2.5.5 Structure of interrupt request register 2




Fig. 2.5.6 Structure of interrupt control register 2

2.5.3 A-D converter application examples

(1) Read-in of analog signal

Outline: The analog input voltage input from a sensor is converted to digital values.

Figure 2.5.7 shows a connection diagram, and Figure 2.5.8 shows the setting of relevant registers.




Fig. 2.5.7 Connection diagram

Specifications: •Conversion of analog input voltage input from sensor to digital values
•Use of P7₀/AN₀ pin as analog input pin




Fig. 2.5.8 Setting of relevant registers

2.5 A-D converter

Control procedure: A-D converter is started by performing register setting shown Figure 2.5.8. Figure 2.5.9 shows the control procedure.




Fig. 2.5.9 Control procedure

2.5.4 Notes on use

(1) Analog input pin

■ Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01 μ F to 1 μ F. Further, be sure to verify the operation of application products on the user side.

Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

■ When the P6₄/INT₄/S_{BUSY1}/AN₁₀ pin is selected as analog input pin, external interrupt function (INT₄) becomes invalid.

(2) A-D converter power source pin

The AVss pin is A-D converter power source pin. Regardless of using the A-D conversion function or not, connect it as following:

• AVss : Connect to the Vss line

Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

(3) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 250 kHz or more
- Use clock divided by main clock (f(X_{IN})) as internal system clock.
- Do not execute the STP instruction and WIT instruction

2.6 PWM

2.6 PWM

This paragraph describes the setting method of PWM relevant registers, notes etc.

2.6.1 Memory assignment




Fig. 2.6.1 Memory assignment of PWM relevant registers

2.6.2 Relevant registers




Fig. 2.6.2 Structure of PWM register (high-order)




Fig. 2.6.3 Structure of PWM register (low-order)




Fig. 2.6.4 Structure of PWM control register

2.6 **PWM**

2.6.3 PWM application example

(1) Control of VS tuner

Figure 2.6.5 shows a connection diagram, and Figure 2.6.6 shows the setting of relevant registers.




Fig. 2.6.5 Connection diagram

Outline: • Control of VS tuner by using the 14-bit resolution PWM $_0$ output function • $f(X_{IN}) = 4$ MHz




Fig. 2.6.6 Setting of relevant registers

Control procedure: PWM waveform is output to the external by setting relevant registers shown Figure 2.6.6. This PWM₀ output is integrated through the low pass filter and converted into DC signals for control of the VS tuner.

Figure 2.6.7 shows the control procedure.




Fig. 2.6.7 Control procedure

2.6.4 Notes on use

- For PWMo output, "L" level is output first.
- After data is set to the PWM register (low-order) and the PWM register (high-order), PWM waveform corresponding to new data is output from next repetitive cycle.




Fig. 2.6.8 PWM₀ output

2.7 Interrupt interval determination function

2.7 Interrupt interval determination function

This paragraph describes the setting method of interrupt interval determination function relevant registers, notes etc.

2.7.1 Memory assignment




Fig. 2.7.1 Memory assignment of interrupt interval determination function relevant registers

2.7.2 Relevant registers




Fig. 2.7.2 Structure of interrupt interval determination register

b7 b6 b5 b4 b3 b2 b1 b0		errupt interval determinat CON: address 3116)	ion control register		
	b	Name	Functions	At reset	R W
	0	Interrupt interval determination circuit operating selection bit	0: Stopped 1: Operating	0	0 0
	1	Counter sampling clock selection bit	0: f(XIN)/128 1: f(XIN)/256	0	00
	. 2	Noise filter sampling clock	0 0: Filter is not used. 0 1: f(XIN)/32	0	0 0
	3	selection bits (INT2)	1 0: f(XIN)/64 1 1: f(XIN)/128	0	00
	4	One-sided/both- sided edge detection selection bit	0: One-sided edge detection 1: Both-sided edge detection (Note)	0	0 0
	. 5	Nothing is arranged for these bits. These are		0	ΟX
	6	write disabled bits. Vous, the contents are	When these bits are read ""0".	0	O X

Fig. 2.7.3 Structure of interrupt interval determination control register




Fig. 2.7.4 Structure of interrupt edge selection register

2.7 Interrupt interval determination function




Fig. 2.7.5 Structure of interrupt request register 1

Interrupt control reg	iste	er 1_				
b7 b6 b5 b4 b3 b2 b1 b0		rrupt control register 1 DN1 : address 3E ₁₆)				
	b	Name	Functions	At reset	RW	
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	2	INT2 interrupt enable bit Remote controller /counter overflow interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0	
	3	Serial I/O1 interrupt enable bit Serial I/O automatic transfer interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	5	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
	6	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00	
<u> </u>	7	Timer 3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0	

Fig. 2.7.6 Structure of interrupt control register 1

2.7 Interrupt interval determination function

2.7.3 Interrupt interval determination function application examples

(1) Reception of remote-control signal

Outline: Remote-control signal is read in by both of the interrupt interval determination function using a noise filter and a timer interrupt.




Fig. 2.7.7 Connection diagram

Specifications: • Measurement of one-sided edge interval

- · Use of noise filter
- \bullet Check of remote control interrupt request within the timer 2 interrupt (488 μs period) processing routine
- Operation at $f(X_{IN}) = 4$ MHz in high-speed mode

Figure 2.7.8 shows the function block diagram, and Figure 2.7.9 shows a timing chart of data determination.




Fig. 2.7.8 Function block diagram




Fig. 2.7.9 Timing chart of data determination

Figure 2.7.10 shows the setting of relevant registers.




Fig. 2.7.10 Setting of relevant registers

2.7 Interrupt interval determination function

Control procedure: When the registers are set as shown Figure 2.7.10, remote-control signals are receivable. Figure 2.7.11 shows the control procedure, and Figure 2.7.12 shows the reception of remote-control data (timer 2 interrupt).




Fig. 2.7.11 Control procedure




Fig. 2.7.12 Reception of remote-control data (timer 2 interrupt)

2.8 Watchdog timer

2.8 Watchdog timer

The watchdog timer is a 20-bit down-count counter consisting of a low-order 8 bits and a high-order 12 bits. "1" is subtracted from the watchdog timer each time a count source inputs.

This paragraph describes the setting method of watchdog timer relevant register, notes etc.

2.8.1 Memory assignment




Fig. 2.8.1 Memory assignment of watchdog timer relevant register

2.8.2 Relevant register

The watchdog timer starts counting by writing an arbitrary value to the watchdog timer control register. Figure 2.8.2 shows the structure of the watchdog timer control register.




Fig. 2.8.2 Structure of watchdog timer control register

2.8.3 Watchdog timer application examples

Outline: When a program runs away, the watchdog timer makes the microcomputer return to the reset state.

Specifications: •When the watchdog timer H underflows, it is judged as incorrect program, and the microcomputer is returned to the reset state.

- •Bit 7 of the watchdog timer control register is set to "0" at 1-cycle intervals in the main routine before underflow of the watchdog timer H. (Initialization of watchdog timer value)
- •Use of watchdog timer L underflow as count source of watchdog timer H
- •Setting of main clock division ratio to f(X_{IN}) (high-speed mode)

Figure 2.8.3 shows the connection of watchdog timer and the setting of the division ratio. Figure 2.8.4 shows the setting of relevant registers.




Fig. 2.8.3 Connection of watchdog timer and setting of division ratio




Fig. 2.8.4 Setting of relevant registers

2.8 Watchdog timer

Figure 2.8.5 shows the control procedure.




Fig. 2.8.5 Control procedure

2.8.4 Notes on use

- The watchdog timer continues to count even while waiting for stop release. Accordingly, make sure that watchdog timer does not underflow during this term by writing to the watchdog timer control register (address 002B₁₆) once before executing the STP instruction, etc.
- Once a "1" is written to the STP instruction disable bit (bit 6) of the watchdog timer control register (address 002B₁₆), it cannot be programmed to "0" again. This bit becomes "0" after reset.

2.9 Buzzer output circuit

The output frequency can be selected from 1 kHz, 2 kHz, or 4 kHz (at $f(X_{IN}) = 4.19$ MHz), and the output port can be selected between either the B_{UZ01} pin or the B_{UZ02} pin.

This paragraph describes the setting method of buzzer output circuit relevant register, notes etc.

2.9.1 Memory assignment




Fig. 2.9.1 Memory assignment of buzzer output circuit relevant register

2.9.2 Relevant register

The buzzer output circuit starts outputting a buzzer by setting the buzzer output ON/OFF bit (bit 4) of the buzzer output control register.

Figure 2.9.2 shows the structure of the buzzer output control register.




Fig. 2.9.2 Structure of buzzer output control register

2.9 Buzzer output circuit

2.9.3 Buzzer output circuit application examples

Outline: A buzzer output is performed by using the buzzer output circuit.

Specifications: $\bullet f(X_{IN}) = 4.19$ MHz, buzzer output frequency = 4 kHz \bullet Buzzer output from Buzo1 pin

Figure 2.9.3 shows the connection of buzzer output circuit and the setting of the division ratio. Figure 2.9.4 shows the setting of relevant register. Figure 2.9.5 shows the control procedure.




Fig. 2.9.3 Connection of buzzer output circuit and setting of division ratio




Fig. 2.9.4 Setting of relevant register




Fig. 2.9.5 Control procedure

2.10 Reset circuit

The reset state is caused by applying an "L" level to the RESET pin. After that, the reset state is released by applying an "H" level to the RESET pin, so that the program is executed in the middle-speed mode from the contents of the reset vector address.

2.10.1 Connection example of reset IC

Figure 2.10.1 shows the example of power-on reset circuit. Figure 2.10.2 shows the system example which switches to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.




Fig. 2.10.1 Example of power-on reset circuit




Fig. 2.10.2 RAM backup system example

2.10 Reset circuit

2.10.2 Notes on use

(1) Reset input voltage control

Make sure that the reset input voltage is $0.5\ V$ or less for Vcc of $2.7\ V$. Perform switch to the high-speed mode when power source voltage is within $4.0\ to\ 5.5\ V$.

(2) Countermeasure when \overline{RESET} signal rise time is long

In case where the $\overline{\text{RESET}}$ signal rise time is long, connect a ceramic capacitor or others across the $\overline{\text{RESET}}$ pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

2.11 Clock generating circuit

2.11.1 Relevant register

Figure 2.11.1 shows the structure of the CPU mode register.




Fig. 2.11.1 Structure of CPU mode register

2.11 Clock generating circuit

2.11.2 Clock generating circuit application examples

(1) Status transition during power failure

Outline: The clock is counted up every one second by using the timer interrupt during a power failure.




Fig. 2.11.2 Connection diagram

Specifications: •Reducing power dissipation as low as possible while maintaining clock function

•Clock: $f(X_{IN}) = 4.19 \text{ MHz}$, $f(X_{CIN}) = 32.768 \text{ kHz}$

Port processing

Input port: Fixed to "H" or "L" level on the external

Output port: Fixed to output level that does not cause current flow to the external

(Example) When a circuit turns on LED at "L" output level, fix the

output level to "H".

I/O port: Input port \rightarrow Fixed to "H" or "L" level on the external

Output port \rightarrow Output of data that does not consume current

VREF: Stop to supply to reference voltage input pin by external circuit

Figure 2.11.3 shows the status transition diagram during power failure and Figure 2.11.4 shows the setting of relevant registers.




Fig. 2.11.3 Status transition diagram during power failure




Fig. 2.11.4 Setting of relevant registers

2.11 Clock generating circuit

Control procedure: Set the relevant registers in the order shown below to prepare for a power failure.




Fig. 2.11.5 Control procedure

(2) Counting without clock error during power failure

Outline: It keeps counting without clock error during a power failure.

Specifications: •Reducing power consumption as low as possible while maintaining clock function

•Clock: $f(X_{IN}) = 4.19 \text{ MHz}$

•Sub clock: f(XcIN) = 32.768 kHz

•Use of Timer 3 interrupt

For the peripheral circuit and the status transition during a power failure, refer to "Figures 2.11.2 and 2.11.3".

Figure 2.11.6 shows the structure of clock counter, Figures 2.11.7 and 2.11.8 show the setting of relevant registers.




Fig. 2.11.6 Structure of clock counter

2.11 Clock generating circuit




Fig. 2.11.7 Initial setting of relevant registers




Fig. 2.11.8 Setting of relevant registers after detecting power failure

2.11 Clock generating circuit

Control procedure: Set the relevant registers in the order shown below to prepare for a power failure.





Fig. 2.11.9 Control procedure



2.11 Clock generating circuit

MEMORANDUM

CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics
- 3.2 Standard characteristics
- 3.3 Notes on use
- 3.4 Countermeasures against noise
- 3.5 Control registers
- 3.6 Mask ROM confirmation form
- 3.7 ROM programming confirmation form
- 3.8 Mark specification form
- 3.9 Package outline
- 3.10 List of instruction code
- 3.11 Machine instructions
- 3.12 M35501FP
- 3.13 SFR memory map
- 3.14 Pin configuration

APPENDIX

3.1 Electrical characteristics

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source volta	age		-0.3 to 7.0	V
VEE	Pull-down power s	ource voltage		Vcc - 45 to Vcc +0.3	V
Vı	Input voltage	P47, P50–P57, P61–P65, P70– P77, P84–P87, P90, P91		-0.3 to Vcc +0.3	V
VI	Input voltage	P40-P46, P60		-0.3 to 13	V
VI	Input voltage	P00-P07, P20-P27, P80-P83		Vcc - 45 to Vcc +0.3	V
VI	Input voltage	RESET, XIN	All voltages are based on Vss.	-0.3 to Vcc +0.3	V
Vı	Input voltage	XCIN	Output transistors	-0.3 to Vcc +0.3	V
Vo	Output voltage	P00–P07, P10–P17, P20–P27, P30–P37, P80–P83	are cut off.	Vcc – 45 to Vcc +0.3	V
Vo	Output voltage	P50-P57, P61-P65, P70-P77, P84-P87, P90, P91, XOUT, XCOUT		-0.3 to Vcc +0.3	V
Vo	Output voltage	P40-P46, P60		-0.3 to 13	V
Pd Power dissipation			Ta = -20 to 65 °C	800	mW
			Ta = 65 to 85 °C	800 – 12.5 X (Ta – 65)	mW
Topr	Operating tempera	ature		-20 to 85	°C
Tstg	Storage temperatu	ıre		-40 to 125	°C

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions (1)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter	Min.	Limits Typ.	Max.	Unit
Vcc Power source voltage	Power source voltage	In high-speed mode	4.0	5.0	5.5	V
	. one course remage	In middle-/low-speed mode	2.7	5.0	5.5	V
Vss	Power source voltage	adio /ioii opoda iiiodo		0	0.0	V
VEE	Pull-down power source voltage		Vcc-43		Vcc	V
VREF	Analog reference voltage (when A-D converter is used)		2.0		Vcc	V
AVss	Analog power source voltage	<u> </u>		0		V
VIA	Analog input voltage	AN0-AN11	0		Vcc	V
VIH	"H" input voltage	P40-P47, P50-P57, P60-P65, P70-P77, P90, P91	0.75Vcc		Vcc	V
VIH	"H" input voltage	P84-P87	0.4Vcc		Vcc	V
VIH	"H" input voltage	P00-P07	0.8Vcc		Vcc	V
Vih	"H" input voltage	P20-P27, P80-P83	0.52Vcc		Vcc	V
VIH	"H" input voltage	RESET	0.8Vcc		Vcc	V
VIH	"H" input voltage	XIN, XCIN	0.8Vcc		Vcc	V
VIL	"L" input voltage	P40-P47, P50-P57, P60-P65, P70-P77, P90, P91	0		0.25Vcc	٧
VIL	"L" input voltage	P84-P87	0		0.16Vcc	V
VIL	"L" input voltage	P00-P07, P20-P27, P80-P83	0		0.2Vcc	٧
VIL	"L" input voltage	RESET	0		0.2Vcc	V
VIL	"L" input voltage	XIN, XCIN	0		0.2Vcc	V
ΣIOH(peak)	H" total peak output current P00–P07, P10–P17, P20–P2			-240	m.	
ΣIOH(peak)	"H" total peak output current (Note 1) P50-P57, P61-P65, P70-P77, P90, P91				-60	m.
Σ lOL(peak)	"L" total peak output current (Note 1) P50-P57, P60-P65, P70-P77, P90, P91				100	m.
Σ lOL(peak)	"L" total peak output current (Note 1) P40–P46, P84–P87				60	m.
Σ lOH(avg)	"H" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P80–P87				-120	m
Σ IOH(avg)	"H" total average output current (Note 1) P50–P57, P61–P65, P70–P77, P90, P91				-30	m
Σ lOL(avg)	"L" total average output current (Note 1) P50–P57, P60–P65, P70–P77, P90, P91				50	m
Σ lOL(avg)	"L" total average output current (Note 1) P40–P46, P84–P87				30	m.
IOH(peak)	"H" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37, P80–P83				-40	m
IOH(peak)	"H" peak output current (No P50–P57, P61–P65, P70–P7				-10	m
IOL(peak)	"L" peak output current (No t P50–P57, P61–P65, P70–P7				10	m.
IOL(peak)	"L" peak output current (Not P40-P46, P60	,			30	m
IOH(avg)	"H" average output current (P00-P07, P10-P17, P20-P2	\ - · · - /			-18	m,
IOH(avg)	"H" average output current (P50-P57, P60-P65, P70-P7			-5	m	
IOL(avg)	"L" average output current (P50-P57, P61-P65, P70-P7			5	m	
	F30=F37, F01=F05, F7	7,104107,100,101				

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

^{2:} The peak output current is the peak current flowing in each port.

3: The average output current IoL (avg), IoH(avg) in an average value measured over 100 ms.

3.1 Electrical characteristics

Table 3.1.3 Recommended operating conditions (2)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits Min. Typ. Max.			Unit
	Faiametei			Max.	
f(CNTR ₀) f(CNTR ₁)	Clock input frequency for timers 2, 4, and X (duty cycle 50 %)			250	kHz
f(XIN)	Main clock input oscillation frequency (Note 1)			4.2	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1, 2)		32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50%.

3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics (1)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter	Test conditions		Limits		Unit
Symbol		i arameter	1 est conditions	Min.	Тур.	Max.	Offic
Vон	"H" output voltage	P00–P07, P10–P17, P20–P27, P30–P37, P80–P83	IOH = −18 mA	Vcc-2.0			V
Vон	"H" output voltage	P50–P57, P60–P65, P70–P77, P84–P87, P90, P91	IOH = -10 mA	Vcc-2.0			V
VOL	"L" output voltage	P50–P57, P61–P65, P84–P87, P90, P91	IOL = 10 mA			2.0	V
VoL	"L" output voltage	P40-P46, P60	IOL = 15 mA		0.6	2.0	V
VT+-VT-	Hysteresis	P40-P42, P45-P47, P5, P60, P61, P64 (Note 1)			0.4		V
VT+-VT-	Hysteresis	RESET, XIN			0.5		V
VT+-VT-	Hysteresis	Xcin			0.5		V
Іін	"H" input current	P47, P50–P57, P61–P65, P70–P77, P84–P87	VI = VCC			5.0	μА
Iн	"H" input current	P40-P46, P60	VI = 12 V			10.0	μΑ
Iн	"H" input current	P00-P07, P20-P27, P80-P83 (Note 2)	VI = VCC			5.0	μА
lін	"H" input current	RESET, XCIN	VI = VCC			5.0	μΑ
Iн	"H" input current	XIN	VI = VCC		4.0		μА
lıL	"L" input current	P40-P47, P60	VI = VSS			-5.0	μΑ
lıL	"L" input current	P50–P57, P61–P65, P70–P77, P84–P87, P90, P91	VI = VSS Pull-up "off"			-5.0	μΑ
			VCC = 5 V, VI = VSS Pull-up "on"	-30	-70	-140	μА
			Vcc = 3 V, VI = Vss Pull-up "on"	-6.0	-25	-45	μА
lıL	"L" input current	P00-P07, P20-P27, P80-P83 (Note 2)	VI = VSS			-5.0	μА
lıL	"L" input current	RESET, XCIN	VI = VSS			-5.0	μΑ
liL	"L" input current	XIN	VI = VSS		-4.0		μΑ
ILOAD	Output load currer	nt P00–P07, P10–P17, P30–P37	VEE = VCC-43 V, VOL = VCC Output transistors "off"	300	600	900	μА
İLEAK	Output leak curren	t P00–P07, P10–P17, P20–P27, P30–P37, P80–P83	VEE = VCC-43 V, VOL =VCC-43 V Output transistors "off"			-10	μА
IREADH	"H" read current	P00-P07, P20-P27, P80-P83	VI = 5 V		1		μА
VRAM			When clock is stopped	2		5.5	V

Notes 1: P42, P45, P46, and P60 of the mask option type P do not have hysteresis characteristics.

^{2:} When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

^{2:} Except when reading ports P0, P2, or P8.

Table 3.1.5 Electrical characteristics (2)

(VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	D	Tool and differen	Limits	Limits		11.2	
Symbol	Parameter	l est conditions	Test conditions		Тур.	Max.	Unit
Icc	Power source current	High-speed mode f(XIN) = 4.2 MHz f(XCIN) = 32 kHz Output transistors "off"			7.5	15	mA
		High-speed mode f(XIN) = 4.2 MHz (in WIT state) f(XCIN) = 32 kHz Output transistors "off"			1		mA
		Middle-speed mode f(XIN) = 4.2 MHz f(XCIN) = stopped Output transistors "off"			3		mA
		Middle-speed mode f(XIN) = 4.2 MHz (in WIT state) f(XCIN) = stopped Output transistors "off"			1		mA
		Low-speed mode f(XIN) = stopped f(XCIN) = 32 kHz Low-power dissipation mode (CM3 = Output transistors "off"	0)		60	200	μА
	fı fı L	Low-speed mode f(XIN) = stopped f(XCIN) = 32 kHz (in WIT state) Low-power dissipation mode (CM3 = Output transistors "off"	0)		20	40	μА
		Increment when A-D conversion is ex	recuted		0.6		mA
		All oscillation stopped (in STP state) Output transistors "off"	Ta = 25 °C		0.1	1	μА
			Ta = 85 °C			10	μΑ

3.1.4 A-D converter characteristics

Table 3.1.6 A-D converter characteristics

(Vcc = 4.0 to 5.5V, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 250 kHz to 4.2 MHz in high-speed mode, unless otherwise noted)

Symbol	Parameter	Test conditions Limits			Unit	
	raiametei	Test conditions	Min.	Тур.	Max.	Offic
_	Resolution				10	Bits
_	Absolute accuracy (excluding quantization error)	VCC = VREF = 5.12 V		±1	±2.5	LSB
TCONV	Conversion time		61		62	tc(ϕ)
IVREF	Reference input current	VREF = 5.0 V	50	150	200	μΑ
liA	Analog port input current			0.5	5.0	μΑ
RLADDER	Ladder resistor			35		kΩ

3.1 Electrical characteristics

3.1.5 Timing requirements and switching characteristics

Table 3.1.7 Timing requirements

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Deventer		Limits		Unit
	Parameter	Min.	Min. Typ. Max.		Onit
tw(RESET)	Reset input "L" pulse width	2.0			μs
tc(XIN)	Main clock input cycle time (XIN input)	238			ns
twh(XIN)	Main clock input "H" pulse width	60			ns
twl(XIN)	Main clock input "L" pulse width	60			ns
tc(Xcin)	Sub-clock input cycle time (Xcin input)	20			μs
twh(Xcin)	Sub-clock input "H" pulse width	5.0			μs
twL(Xcin)	Sub-clock input "L" pulse width	5.0			μs
tc(CNTR)	CNTRo, CNTR1 input cycle time	4.0			μs
twn(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	1.6			μs
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	1.6			μs
twH(INT)	INTo to INT4 input "H" pulse width	80			ns
twL(INT)	INTo to INT4 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O clock input cycle time	0.95			μs
twh(Sclk)	Serial I/O clock input "H" pulse width	400			ns
twl(Sclk)	Serial I/O clock input "L" pulse width	400			ns
tsu(SCLK-SIN)	Serial I/O input set up time	200			ns
th(SCLK-SIN)	Serial I/O input hold time	200			ns

Table 3.1.8 Switching characteristics

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

C: mah al	Descriptor	Took oon ditions	Li	mits		I In it	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
twh(Sclk)	Serial I/O clock output "H" pulse width	CL = 100 pF	tc(Sclk)/2-160			ns	
twl(Sclk)	Serial I/O clock output "L" pulse width	CL = 100 pF	tc(Sclk)/2-160			ns	
td(SCLK-SOUT)	Serial I/O output delay time				0.2 tc	ns	
tv(SCLK-SOUT)	Serial I/O output valid time		0			ns	
tr(SCLK)	Serial I/O clock output rising time	CL = 100 pF			40	ns	
tf(SCLK)	Serial I/O clock output falling time	CL = 100 pF			40	ns	
tr(Pch-strg)	P-channel high-breakdown voltage output rising time (Note 1)	CL = 100 pF VEE = VCC-43 V		55		ns	
tr(Pch-weak)	P-channel high-breakdown voltage output rising time (Note 2)	CL = 100 pF VEE = VCC-43 V		1.8		μs	

Notes 1: When bit 7 of the FLDC mode register (address 0EF416) is at "0".

2: When bit 7 of the FLDC mode register (address 0EF416) is at "1".




Fig. 3.1.1 Circuit for measuring output switching characteristics




Fig. 3.1.2 Timing diagram

3.2 Standard characteristics

3.2 Standard characteristics

3.2.1 Power source current standard characteristics




Fig. 3.2.1 Power source current standard characteristics




Fig. 3.2.2 Power source current standard characteristics (in wait mode)

3.2.2 Port standard characteristics




Fig. 3.2.3 High-breakdown P-channel open-drain output port characteristics (25 °C)




Fig. 3.2.4 High-breakdown P-channel open-drain output port characteristics (90 °C)

3.2 Standard characteristics




Fig. 3.2.5 CMOS output port P-channel side characteristics (25 °C)




Fig. 3.2.6 CMOS output port P-channel side characteristics (90 °C)




Fig. 3.2.7 CMOS output port N-channel side characteristics (25 °C)




Fig. 3.2.8 CMOS output port N-channel side characteristics (90 °C)

3.2 Standard characteristics




Fig. 3.2.9 N-channel open-drain output port characteristics (25 °C)




Fig. 3.2.10 N-channel open-drain output port characteristics (90 °C)

3.2.3 A-D conversion standard characteristics

Figure 3.2.11 shows the A-D conversion standard characteristics.

The lower line on the graph indicates the absolute precision error. It expresses the deviation from the ideal value. For example, the conversion of output code from 00_{16} to 01_{16} occurs ideally at the point of AN₀ = 2.5 mV, but the measured value is -2 mV. Accordingly, the measured point of conversion is defined as "2.5 -2 = 0.5 mV".

The upper line on the graph indicates the width of input voltages equivalent to output codes. For example, the measured width of the input voltage for output code 60_{16} is 6 mV, so that the differential nonlinear error is defined as "6 - 5 = 1 mV (0.2 LSB)".




Fig. 3.2.11 A-D conversion standard characteristics

3.3 Notes on use

3.3 Notes on use

3.3.1 Notes on interrupts

(1) Switching external interrupt detection edge

For the products able to switch the external interrupt detection edge, switch it as the following sequence.




Fig. 3.3.1 Sequence of switch detection edge

■ Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

(2) Check of interrupt request bit

• When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.

■ Reason

If the **BBC** or **BBS** instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.




Fig. 3.3.2 Sequence of check of interrupt request bit

(3) Structure of interrupt control register 2

Fix the bit 7 of the interrupt control register 2 to "0". Figure 3.3.3 shows the structure of the interrupt control register 2.




Fig. 3.3.3 Structure of interrupt control register 2

3.3.2 Notes on serial I/O1

(1) Clock

■ Using internal clock

After setting the synchronous clock to an internal clock, clear the serial I/O interrupt request bit before perform the normal serial I/O transfer or the serial I/O automatic transfer.

■ Using external clock

After inputting "H" level to the external clock input pin, clear the serial I/O interrupt request bit before performing the normal serial I/O transfer or the serial I/O automatic transfer.

(2) Using serial I/O1 interrupt

Clear bit 3 of the interrupt request register 1 to "0" by software.

(3) State of South pin

The S_{OUT1} pin control bit of the serial I/O1 control register 2 can be used to select the state of the S_{OUT1} pin when serial data is not transferred; either output active or high-impedance. However, when selecting an external synchronous clock; the S_{OUT1} pin can become the high-impedance state by setting the S_{OUT1} pin control bit to "1" when the serial I/O1 clock input is at "H" after transfer completion.

(4) Serial I/O initialization bit

- Set "0" to the serial I/O initialization bit of the serial I/O1 control register 1 when terminating a serial transfer during transferring.
- When writing "1" to the serial I/O initialization bit, the serial I/O1 is enabled, but each register is not initialized. Set the value of each register by program.

(5) Handshake signal

■ S_{BUSY1} input signal

Input an "H" level to the S_{BUSY1} input and an "L" level signal to the S_{BUSY1} input in the initial state. When the external synchronous clock is selected, switch the input level to the S_{BUSY1} input and the \overline{S}_{BUSY1} input while the serial I/O1 clock input is in "H" state.

■ SRDY1 input•output signal

When selecting the internal synchronous clock, input an "L" level to the S_{RDY1} input and an "H" level signal to the \overline{S}_{RDY1} input in the initial state.

(6) 8-bit serial I/O mode

■ When selecting external synchronous clock

When an external synchronous clock is selected, the contents of the serial I/O1 register are being shifted continually while the transfer clock is input to the serial I/O1 clock pin. In this case, control the clock externally.

3.3 Notes on use

(7) In automatic transfer serial I/O mode

■ Set of automatic transfer interval

- When the S_{BUSY1} output is used, and the S_{BUSY1} output and the S_{STB1} output function as signals for each transfer data set by the S_{BUSY1} output•S_{STB1} output function selection bit of serial I/O1 control register 2; the transfer interval is inserted before the first data is transmitted/received, and after the last data is transmitted/received. Accordingly, regardless of the contents of the S_{BUSY1} output•S_{STB1} output function selection bit, this transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of serial I/O1 control register 3.
- When using the S_{STB1} output, regardless of the contents of the S_{BUSY1} output•S_{STB1} output function selection bit, this transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of serial I/O1 control register 3.
- When using the combined output of S_{BUSY1} and S_{STB1} as the signal for each of all transfer data set, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the value set by the automatic transfer interval set bits.
- Set the transfer interval of each 1-byte data transfer to 5 or more cycles of the internal clock ϕ after the rising edge of the last bit of a 1-byte data.
- When selecting an external clock, the set of automatic transfer interval becomes invalid.

■ Set of serial I/O1 transfer counter

- Write the value decreased by 1 from the number of transfer data bytes to the serial I/O1 transfer counter.
- When selecting an external clock, after writing a value to the serial I/O1 register/transfer counter, wait for 5 or more cycles of internal clock φ before inputting the transfer clock to the serial I/O1 clock pin.

■ Serial I/O initialization bit

A serial I/O1 automatic transfer interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation. Disable it with the interrupt enable bit as necessary by program.

3.3.3 Notes on serial I/O2

(1) Notes when selecting clock synchronous serial I/O

1 Stop of transmission operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk21, Sclk22 and SRDY2 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O2 enable bit to "0" (serial I/O2 disabled).

3 Stop of transmit/receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, simultaneously clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O2 enable bit to "0" (serial I/O2 disabled) (refer to (1), ①).

(2) Notes when selecting clock asynchronous serial I/O

① Stop of transmission operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk21, Sclk22 and SRDY2 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

3 Stop of transmit/receive operation

Only transmission operation is stopped.

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O2 enable bit is cleared to "0" (serial I/O2 disabled), the internal transmission is running (in this case, since pins TxD, RxD, S_{CLK21} , S_{CLK22} and \overline{S}_{RDY2} function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O2 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

Only receive operation is stopped.

As for the serial I/O2 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

(3) SRDY2 output of reception side

When signals are output from the S_{RDY2} pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the S_{RDY2} output enable bit, and the transmit enable bit to "1" (transmit enabled).

3.3 Notes on use

(4) Setting serial I/O2 control register again

Set the serial I/O2 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig. 3.3.4 Sequence of setting serial I/O2 control register again

(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the serial I/O2 clock input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at "H" of the serial I/O2 clock input level.

(7) Transmit interrupt request when transmit enable bit is set

The transmission interrupt request bit is set and the interruption request is generated even when selecting timing that either of the following flags is set to "1" as timing where the transmission interruption is generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Therefore, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.

- ① Transmit enable bit is set to "1"
- 2 Transmit interrupt request bit is set to "0"

Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1".

(8) Using TxD pin

The P5 $_5$ /TxD P-channel output disable bit of UART control register is valid in both cases: using as a normal I/O port and as the TxD pin. Do not supply Vcc + 0.3 V or more even when using the P5 $_5$ /TxD pin as an N-channel open-drain output.

Additionally, in the serial I/O2, the TxD pin latches the last bit and continues to output it after completing transmission.

3.3.4 Notes on FLD controller

- Set a value of 03₁₆ or more to the Toff1 time set register.
- When displaying in the gradation display mode, select the 16 timing mode by the timing number control bit (bit 4 of FLDC mode register (address 0EF4₁6) = "0").

3.3.5 Notes on A-D converter

(1) Analog input pin

■ Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01 μ F to 1 μ F. Further, be sure to verify the operation of application products on the user side.

Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

■ When the P6₄/INT₄/S_{BUSY1}/AN₁₀ pin is selected as analog input pin, external interrupt function (INT₄) becomes invalid.

(2) A-D converter power source pin

The AVss pin is A-D converter power source pin. Regardless of using the A-D conversion function or not, connect it as following:

· AVss: Connect to the Vss line

Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

(3) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 250 kHz or more
- Use clock divided by main clock (f(X_{IN})) as internal system clock.
- Do not execute the STP instruction and WIT instruction

3.3.6 Notes on PWM

- For PWM₀ output, "L" level is output first.
- After data is set to the PWM register (low-order) and the PWM register (high-order), PWM waveform corresponding to new data is output from next repetitive cycle.




Fig. 3.3.5 PWM output

3.3 Notes on use

3.3.7 Notes on watchdog timer

- The watchdog timer continues to count even while waiting for stop release. Accordingly, make sure that watchdog timer does not underflow during this term by writing to the watchdog timer control register (address 002B₁6) once before executing the STP instruction, etc.
- Once a "1" is written to the STP instruction disable bit (bit 6) of the watchdog timer control register (address 002B₁₆), it cannot be programmed to "0" again. This bit becomes "0" after reset.

3.3.8 Notes on reset circuit

(1) Reset input voltage control

Make sure that the reset input voltage is 0.5 V or less for Vcc of 2.7 V.

Perform switch to the high-speed mode when power source voltage is within 4.0 to 5.5 V.

(2) Countermeasure when RESET signal rise time is long

 $\overline{\text{RESET}}$ where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

3.3.9 Notes on input and output pins

(1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the N-channel open-drain.

Pull-up (connect the port to VCC) or pull-down (connect the port to VSS) these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external

Reason

Even when setting as an output port with its direction register, in the following state:

- P-channel.....when the content of the port latch is "0"
- N-channel.....when the content of the port latch is "1"

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.

*1 stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

(2) N-channel open-drain port

P4₀–P4₂, P4₅, P4₆, P6₀ of N-channel open-drain output ports have built-in hysteresis circuit for input. In standby state for low-power dissipation, do not make these pins floating state.

Reason

When power sources for pull-up of these pins are cut off in standby state, these ports become floating. Accordingly, a current may flow from Vcc to Vss through built-in hysteresis circuit.

(3) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port :
 The pin state is read in the CPU, and is written to this bit after bit managing.
- As for a bit which is set for an output port :

 The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.

Note the following:

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

^{*2} bit managing instructions : **SEB**, and **CLB** instructions

3.3 Notes on use

3.3.10 Notes on programming

(1) Processor status register

① Initializing of processor status register

Flags which affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".




Fig. 3.3.6 Initialization of processor status register

2 How to reference the processor status register

To reference the contents of the processor status register (PS), execute the **PHP** instruction once then read the contents of (S+1). If necessary, execute the **PLP** instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction.




Fig. 3.3.7 Sequence of PLP instruction execution




Fig. 3.3.8 Stack memory contents after PHP instruction execution

(2) Decimal calculations

1 Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

2 Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a **ADC** or **SBC** instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.




Fig. 3.3.9 Status flag at decimal calculations

(3) JMP instruction

When using the **JMP** instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

3.3.11 Programming and test of built-in PROM version

As for in the One Time PROM version (shipped in blank) and the built-in EPROM version, their built-in PROM can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

The built-in EPROM version is available only for program development and on-chip program evaluation. The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.3.10 before actual use are recommended.




Fig. 3.3.10 Programming and testing of One Time PROM version

3.3 Notes on use

3.3.12 Notes on built-in PROM version

(1) Programming adapter

Use a special programming adapter shown in Table 3.3.1 and a general-purpose PROM programmer when reading from or programming to the built-in PROM in the built-in PROM version.

Table 3.3.1 Programming adapter

Microcomputer	Programming adapter
M38B59EFFP (One Time PROM version shipped in blank)	PCA4738F-80A
M38B59EFFS	PCA4738L-80A

(2) Programming/reading

In PROM mode, operation is the same as that of the M5M27C101K, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes. Accurately set the following conditions for data programming/reading. Take care not to apply 21 V to the VPP pin (is also used as port P47), or the product may be permanently damaged.

- ① Programming voltage: 12.5 V
- ② Setting of PROM programmer address: Refer to "Table 3.3.2"

Table 3.3.2 PROM programmer address setting

Microcomputer	PROM programmer start address	PROM programmer end address	
M38B59EFFP	A darage 4000		
M38B59EFFS	Address 1080 ₁₆	Address FFFD ₁₆	

(3) Erasing

Contents of the windowed EPROM are erased through an ultraviolet light source with the wavelength 2537 Ångstrom. At least 15 W•sec/cm² are required to erase EPROM contents.

3.3.13 Termination of unused pins

(1) Terminate unused pins

① Output ports : Open

② Input ports :

Connect each pin to Vss through each resistor of 1 k Ω to 10 k Ω .

As for pins whose potential affects to operation modes such as pins INT or others, select the VCC pin or the Vss pin according to their operation mode.

- 3 I/O ports:
 - Set the I/O ports for the input mode and connect them to Vss through each resistor of 1 k Ω to 10 k Ω .

Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the
 mode of the ports is switched over to the output mode by the program after reset. Thus, the
 potential at these pins is undefined and the power source current may increase in the input
 mode. With regard to an effects on the system, thoroughly perform system evaluation on the user
 side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

(2) Termination remarks

① Input ports and I/O ports:

Do not open in the input mode.

Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination ② and ③ shown on the above.
- 2 I/O ports:

When setting for the input mode, do not connect to VCC or VSS directly.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).

3 I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to VCC or Vss through a resistor.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

3.4 Countermeasures against noise

3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for RESET pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20mm).

Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the RESET pin

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 3.4.3 Wiring for clock I/O pins

3.4 Countermeasures against noise

(4) Wiring to VPP pin of One Time PROM version and EPROM version

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible.

Note: Even when a circuit which included an approximately 5 k Ω resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.4 Wiring for the VPP pin of the One Time PROM and the EPROM version

3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 3.4.5 Bypass capacitor across the Vss line and the Vcc line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

Reason

Signals which is input in an analog input pin (such as an A-D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.

If a capacitor between an analog input pin and the Vss pin is grounded at a position far away from the Vss pin, noise on the GND line may enter a microcomputer through the capacitor.




Fig. 3.4.6 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.7 Wiring for a large current signal line

3.4 Countermeasures against noise

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.8 Wiring of signal lines where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.9 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pull-up control registers at fixed periods.

Note: When a direction register is set for <u>input port</u> again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.




Fig. 3.4.10 Setup for I/O ports

3.4 Countermeasures against noise

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
 - $N+1 \ge$ (Counts of interrupt processing executed in each main routine)
 - As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
 If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
 If the SWDT contents are not initialized to the initial value N but continued to decrement and if

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig. 3.4.11 Watchdog timer by software




Fig. 3.5.1 Structure of port Pi




Fig. 3.5.2 Structure of port Pi direction register




Fig. 3.5.3 Structure of port P6




Fig. 3.5.4 Structure of port P6 direction register




Fig. 3.5.5 Structure of port P9




Fig. 3.5.6 Structure of port P9 direction register




Fig. 3.5.7 Structure of PWM register (high-order)




Fig. 3.5.8 Structure of PWM register (low-order)




Fig. 3.5.9 Structure of baud rate generator




Fig. 3.5.10 Structure of UART control register




Fig. 3.5.11 Structure of serial I/O1 automatic transfer data pointer




Fig. 3.5.12 Structure of serial I/O1 control register 1




Fig. 3.5.13 Structure of serial I/O1 control register 2




Fig. 3.5.14 Structure of serial I/O1 register/Transfer counter




Fig. 3.5.15 Structure of serial I/O1 control register 3

Seriai i/O	2 control re	gu	ster				
b7 b6 b5 b4	4 b3 b2 b1 b0	Sei (SI	rial I/O2 control register O2CON: address 1D16)				
		b	Name	Functions	At reset	R	W
		0	BRG count source selection bit (CSS)	0: f(XIN) or f(XCIN)/2 or f(XCIN) 1: f(XIN)/4 or f(XCIN)/8 or f(XCIN)/4	0	0	0
	ļ	1	Serial I/O2 synchronous clock selection bit (SCS)	•In clock synchronous mode 0: BRG output/4 1: External clock input •In UART mode 0: BRG output/16 1: External clock input/16	0	0	0
		2	SRDY2 output enable bit (SRDY)	0: P57 pin operates as normal I/O pin 1: P57 pin operates as SRDY2 output pin	0	0	0
		3	Transmit interrupt source selection bit (TIC)	When transmit buffer has emptied When transmit shift operation is completed	0	0	0
		4	Transmit enable bit (TE)	0: Transmit disabled 1: Transmit enabled	0	0	0
		5	Receive enable bit (RE)	0: Receive disabled 1: Receive enabled	0	0	0
		6	Serial I/O2 mode selection bit (SIOM)	0: Clock asynchronous serial I/O (UART) mode 1: Clock synchronous serial I/O mode	0	0	0
<u> </u>		7	Serial I/O2 enable bit (SIOE)	0: Serial I/O2 disabled (pins P54–P57 operate as normal I/O pins) 1: Serial I/O2 enabled (pins P54–P57 operate as serial I/O pins)	0	0	0

Fig. 3.5.16 Structure of serial I/O2 control register




Fig. 3.5.17 Structure of serial I/O2 status register




Fig. 3.5.18 Structure of serial I/O2 transmit/receive buffer register




Fig. 3.5.19 Structure of timer i




Fig. 3.5.20 Structure of timer 2




Fig. 3.5.21 Structure of PWM control register

3-44




Fig. 3.5.22 Structure of timer 6 PWM register




Fig. 3.5.23 Structure of timer 12 mode register




Fig. 3.5.24 Structure of timer 34 mode register




Fig. 3.5.25 Structure of timer 56 mode register




Fig. 3.5.26 Structure of watchdog timer control register




Fig. 3.5.27 Structure of timer X (low-order, high-order)

17 t 0 t 5 t 4 t 0 t 0 t 4 t 0	ster	<u> </u>				
b7 b6 b5 b4 b3 b2 b1 b0		ner X mode register 1 KM1: address 2E ₁₆)				
	b	Name	Functions	At reset	R	W
	0	Timer X write control bit	Write value in latch and counter Write value in latch only	0	0	0
	_ 1	Timer X count source selection bits	b2 b1 0 0: f(XIN)/2 or f(XCIN)/4 0 1: f(XIN)/8 or f(XCIN)/16	0	0	0
	. 2		1 0: f(Xin)/64 or f(Xcin)/128 1 1: Not available	0	0	0
	_ 3		for this bit. This is write his bit is read out, the	0	0	×
	4	Timer X operating mode bits	b5 b4 0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
	. 5		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	6	CNTR2 active edge switch bit	0 : •Count at rising edge in event counter mode •Start from "H" output in pulse output mode •Measure "H" pulse width in pulse width measurement mode 1 : •Count at falling edge in event counter mode •Start from "L" output in pulse output mode •Measure "L" pulse width measurement mode	0	0	
<u> </u>	- 7	Timer X stop control bit	0 : Count operating 1 : Count stop	0	0	0

Fig. 3.5.28 Structure of timer X mode register 1




Fig. 3.5.29 Structure of timer X mode register 2




Fig. 3.5.30 Structure of interrupt interval determination register




Fig. 3.5.31 Structure of interrupt interval determination control register




Fig. 3.5.32 Structure of A-D control register




Fig. 3.5.33 Structure of A-D conversion register (low-order)




Fig. 3.5.34 Structure of A-D conversion register (high-order)




Fig. 3.5.35 Structure of interrupt source switch register




Fig. 3.5.36 Structure of interrupt edge selection register




Fig. 3.5.37 Structure of CPU mode register




Fig. 3.5.38 Structure of interrupt request register 1




Fig. 3.5.39 Structure of interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0	Into	rrupt control register 1			
		DN1 : address 3E ₁₆)			
	b	Name	Functions	At reset	RW
L	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0
	2	INT2 interrupt enable bit Remote controller /counter overflow interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0
	3	Serial I/O1 interrupt enable bit Serial I/O automatic transfer interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0 0
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	5	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0
<u> </u>	6	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
<u> </u>	7	Timer 3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00

Fig. 3.5.40 Structure of interrupt control register 1

	upt control regi	ste	er 2				
67 b(rrupt control register 2 DN2 : address 3F ₁₆)				
		b	Name	Functions	At reset	R	W
		0	Timer 4 interrupt enable bit (Note)	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
		1	Timer 5 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	
		2	Timer 6 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	
		3	Serial I/O2 receive interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	ļ	4	INT3/Serial I/O2 transmit interrupt enable bit (Note)	0 : interrupt disabled 1 : Interrupt enabled	0	0	
	ļ	5	INT4 interrupt enable bit A-D converter interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
		6	FLD blanking interrupt enable bit FLD digit interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
<u>i</u>	[7	Fix "0" to this bit.		0	0	0
	Ī	Not		type P, timer 4 interrupt w d INT3 interrupt are not ava		sour	ce

Fig. 3.5.41 Structure of interrupt control register 2

b7 b6 b5 b4 b3 b2 b1 b0		l-up control register 1 ILL1: address 0EF016)				
	b	Name	Functions	At reset	RW	/
L	. 0	Ports P50, P51 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	1	Ports P52, P53 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	. 2	Ports P54, P55 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	_ 3	Ports P56, P57 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	. 4	Port P61 pull-up	0: No pull-up 1: Pull-up	0	0 0	
	_ 5	Ports P62, P63 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	6	Ports P64, P65 pull- up control	0: No pull-up 1: Pull-up	0	0 0	
	. 7		for this bit. This is a write his bit is read out, the	0	OX	₹

Fig. 3.5.42 Structure of pull-up control register 1




Fig. 3.5.43 Structure of pull-up control register 2

b7 b6	b5 b4 b3	b2 b1 b0					
Щ				FLDRAM write disable re FLDRAM: address 0EF			
			b	Name	Functions	At reset	RW
			0	FLDRAM corresponding to port P10 write disable bit	O: Operating normally Write disabled	0	00
			1	FLDRAM corresponding to port P11 write disable bit	O: Operating normally Write disabled	0	00
		l	2	FLDRAM corresponding to port P12 write disable bit	O: Operating normally Write disabled	0	0 0
			3	FLDRAM corresponding to port P13 write disable bit	0: Operating normally 1: Write disabled	0	00
		4	FLDRAM corresponding to port P14 write disable bit	O: Operating normally Write disabled	0	00	
	Ĺ		5	FLDRAM corresponding to port P15 write disable bit	O: Operating normally Write disabled	0	00
			6	FLDRAM corresponding to port P16 write disable bit	O: Operating normally Write disabled	0	00
i			7	FLDRAM corresponding to port P17 write disable bit	0: Operating normally 1: Write disabled	0	00

Fig. 3.5.44 Structure of P1FLDRAM write disable register

b7 b6 b5 b	4 b3 b2 b1 b0		FLDRAM write disable ro BFLDRAM: address 0EF	0			
		b	Name	Functions	At reset	R	W
		0	FLDRAM corresponding to port P30 write disable bit	O: Operating normally Write disabled	0	0	0
		1	FLDRAM corresponding to port P31 write disable bit	0: Operating normally 1: Write disabled	0	0	0
		2	FLDRAM corresponding to port P32 write disable bit	0: Operating normally 1: Write disabled	0	0	0
		. 3	FLDRAM corresponding to port P33 write disable bit	0: Operating normally 1: Write disabled	0	0	0
		4	FLDRAM corresponding to port P34 write disable bit	0: Operating normally 1: Write disabled	0	0	0
		. 5	FLDRAM corresponding to port P35 write disable bit	0: Operating normally 1: Write disabled	0	0	0
		6	FLDRAM corresponding to port P36 write disable bit	O: Operating normally Write disabled	0	0	0
		7	FLDRAM corre- sponding to port P37 write disable bit	0: Operating normally 1: Write disabled	0	0	0

Fig. 3.5.45 Structure of P3FLDRAM write disable register




Fig. 3.5.46 Structure of FLDC mode register




Fig. 3.5.47 Structure of Tdisp time set register




Fig. 3.5.48 Structure of Toff1 time set register




Fig. 3.5.49 Structure of Toff2 time set register




Fig. 3.5.50 Structure of FLD data pointer/FLD data pointer reload register




Fig. 3.5.51 Structure of port P0FLD/Port switch register

Port P2FLD/port swi	tch	n register_				
		t P2FLD/port switch regi FPR: address 0EFA ₁₆)	ster			
	b	Name	Functions	At reset	R	W
	0	Port P20FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	1	Port P21FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	2	Port P22FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	3	Port P23FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	4	Port P24FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	5	Port P25FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0
	6	Port P26FLD/port switch bit	0 : General-purpose port 1 : FLD port	0		0
<u> </u>	7	Port P27FLD/port switch bit	0 : General-purpose port 1 : FLD port	0	0	0

Fig. 3.5.52 Structure of port P2FLD/port switch register




Fig. 3.5.53 Structure of port P8FLD/port switch register




Fig. 3.5.54 Structure of port P8FLD output control register




Fig. 3.5.55 Structure of buzzer output control register

3.6 Mask ROM confirmation form

GZZ-SH54-19B<88A1>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B57M6-XXXFP MITSUBISHI ELECTRIC

Mask ROM number

	Date:	
Receipt	Section head signature	Supervisor signature

Note: Please fill in all items marked *.

		Company		TEL		ФФ	Submitted by	Supervisor
*	Customer	name		()	uanc natur		
		Date issued	Date:			Issu sigr		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM			(hexadecimal notation)

EPROM type

27512		
EPROM ac	ldress	
000016	Product name ASCII code :	
000F16	'M38B57M6-'	
001016		
A07F16 A08016		
FFFD16 FFFE16 FFFF16	Data ROM (24K-130) bytes	

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38B57M6-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16.

The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	'M' = 4D16	000816	'–' = 2D16
000116	'3' = 3316	000916	FF16
000216	'8' = 3816	000A16	FF16
000316	'B' = 4216	000B16	FF16
000416	'5' = 3516	000C16	FF16
000516	'7' = 37 ₁₆	000D16	FF16
000616	'M' = 4D16	000E16	FF16
000716	'6' = 3616	000F16	FF16

(1/2)

APPENDIX

3.6 Mask ROM confirmation form

GZZ-SH54-19B<88A1>	GZZ-	·SH5	4-19	B<8	38A1	>
--------------------	------	------	------	-----	------	---

Mask ROM number	
I Mask Roll Halliber	

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B57M6-XXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27512
The pseudo-command	*=

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

	_		
*	2	Mark	specification
77	۷.	ινιαι κ	SUCCIIICALION

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N) and attach it to the mask ROM confirmation form.

* 3. Usage conditions Please answer the following questions	about usage for use in	our product inspection :
(1) How will you use the XIN-XOUT oscillator	r?	
Ceramic resonator	Quartz crystal	
External clock input	Other ()
At what frequency?	f(XIN) =	MHz
(2) How will you use the XCIN-XCOUT oscilla	ator?	
☐ Ceramic resonator	Quartz crystal	
External clock input	Other ()
At what frequency?	f(XCIN) =	kHz
* 4. Comments		

(2/2)

3.6 Mask ROM confirmation form

GZZ-SH54-20B<88A1>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B57MCHMITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *.

		Company		TEL		ФФ	Submitted by	Supervisor
*	Customer	name		()	uanc		
		Date issued	Date:			lss sigi		

* 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM (hexadecimal notation)

EPROM type



In the address space of the microcomputer, the internal ROM area is from address 408016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38B57MCH-" must be entered in addresses 000016 to 000916. And set the data "FF16" in addresses 000A16 to 000F16.

The ASCII codes and addresses are listed to the right in hexadecimal notation.

The option data must be entered in address 001016.

Address		Address	
000016	'M' = 4D16	000816	'H' = 4816
000116	'3' = 3316	000916	'–' = 2D16
000216	'8' = 3816	000A16	FF16
000316	'B' = 4216	000B16	FF16
000416	'5' = 3516	000C16	FF16
000516	'7' = 37 ₁₆	000D16	FF16
000616	'M' = 4D16	000E16	FF16
000716	'C' = 4316	000F16	FF16

(1/3)

3.6 Mask ROM confirmation form

GZZ-SH54-20B<88A1>

	Mask ROM number	
--	-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B57MCH- * XXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000916 of EPROM.

EPROM type	27512
The pseudo-command	*= △\$0000 .BYTE △'M38B57MCH–'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mask option specification

High-breakdown voltage ports P20 to P27 and P80 to P83 can be selected whether pull-down resistors are built-in or not from among the following 8 types by the mask option.


Select built-in type of pull-down resistors from among the following A to G, P, and fill out the following certainly. (Fill out the upper part of page 1/3 also.)

Set the data of the same option type name in EPROM specified address. (Set the ASCII code of A to G, P; 4116 to 4716, 5016.)

Set the following pseudo-command to the assembler source program.

EPROM type	27512
The pseudo-command	*= △\$0010 .BYTE <u></u> \$XX

Option type	Connective port of pull-down resistor (connected at "1" writing)											
	P20	P21	P22	P23	P24	P25	P26	P27	P80	P81	P82	P83
A (\$41)												
B (\$42)							1	1				
C (\$43)					1	1	1	1				
D (\$44)			1	1	1	1	1	1				
E (\$45)	1	1	1	1	1	1	1	1				
F (\$46)	1	1	1	1	1	1	1	1	1	1		
G (\$47)	1	1	1	1	1	1	1	1	1	1	1	1
P (\$50)	1	1	1	1	1	1	1	1				



GZZ-SH54-20B<88A1>

|--|

740 FAMILY MASK ROM CONFIRMATION FORM

	PUTER M38B57MCH- * XXXFP SHI ELECTRIC
	tted using the correct form for the package being ordered. Fill out the appropriate nd attach it to the mask ROM confirmation form.
# 4. Usage conditions Please answer the following questi	ions about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscill	lator?
☐ Ceramic resonator	☐ Quartz crystal
External clock input	☐ Other ()
At what frequency?	f(XIN) = MHz
(2) How will you use the XCIN-XCOUT os	cillator?
☐ Ceramic resonator	☐ Quartz crystal
External clock input	Other ()
At what frequency?	f(XCIN) = kHz
* 5 Comments	

APPENDIX

3.6 Mask ROM confirmation form

GZZ-SH54-21B<88A1>

|--|

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B59MFHMITSUBISHI ELECTRIC

	Date:	
eceipt	Section head signature	Supervisor signature
Rece		

Note: Please fill in all items marked *.

		Company		TEL		Φ Φ	Submitted by	Supervisor
*	Customer	name		()	uanc natur		
		Date issued	Date:			Iss sigi		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM (hexadecimal notation)

EPROM type

27512				
EPROM ac	ddress			
000016 000F16	Product name ASCII code : 'M38B59MFH-'			
001016 001116	Mask option			
107F16 108016 FFFD16 FFFE16 FFFF16	Data ROM (60K-130) bytes			

In the address space of the microcomputer, the internal ROM area is from address 108016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38B59MFH-" must be entered in addresses 000016 to 000916. And set the data "FF16" in addresses 000A16 to 000F16.

The ASCII codes and addresses are listed to the right in hexadecimal notation.

The option data must be entered in address 001016.

Address		Address	
000016	'M' = 4D16	000816	'H' = 4816
000116	'3' = 3316	000916	'–' = 2D16
000216	'8' = 3816	000A16	FF16
000316	'B' = 4216	000B16	FF16
000416	'5' = 3516	000C16	FF16
000516	'9' = 3916	000D16	FF16
000616	'M' = 4D16	000E16	FF16
000716	'F' = 4616	000F16	FF16

(1/3)

GZZ-SH54-21B<88A1>

|--|

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B59MFH- *XXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000916 of EPROM.

EPROM type	27512
The pseudo-command	*= △\$0000 .BYTE △'M38B59MFH–'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mask option specification

High-breakdown voltage ports P20 to P27 and P80 to P83 can be selected whether pull-down resistors are built-in or not from among the following 8 types by the mask option.


Select built-in type of pull-down resistors from among the following A to G, P, and fill out the following certainly. (Fill out the upper part of page 1/3 also.)

Set the data of the same option type name in EPROM specified address. (Set the ASCII code of A to G, P; 4116 to 4716, 5016.)

Set the following pseudo-command to the assembler source program.

EPROM type	27512
The pseudo-command	*= △\$0010 .BYTE △ \$XX

Option type	Connective port of pull-down resistor (connected at "1" writing)											
	P20	P21	P22	P23	P24	P25	P26	P27	P80	P81	P82	P83
A (\$41)												
B (\$42)							1	1				
C (\$43)					1	1	1	1				
D (\$44)			1	1	1	1	1	1				
E (\$45)	1	1	1	1	1	1	1	1				
F (\$46)	1	1	1	1	1	1	1	1	1	1		
G (\$47)	1	1	1	1	1	1	1	1	1	1	1	1
P (\$50)	1	1	1	1	1	1	1	1				



APPENDIX

3.6 Mask ROM confirmation form

GZZ-SH54-21B<88A1>

|--|

740 FAMILY MASK ROM CONFIRMATION FORM

	JTER M38B59MFH- *XXXFP II ELECTRIC
•	d using the correct form for the package being ordered. Fill out the appropriate attach it to the mask ROM confirmation form.
# 4. Usage conditions Please answer the following question	s about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscillate	or?
☐ Ceramic resonator	☐ Quartz crystal
☐ External clock input	Other ()
At what frequency?	f(XIN) = MHz
(2) How will you use the XCIN-XCOUT oscill	lator?
Ceramic resonator	☐ Quartz crystal
External clock input	☐ Other ()
At what frequency?	f(XCIN) = kHz
# F Commonto	

5. Comments

3.7 ROM programming confirmation form

GZZ-SH54-22B<88A0>

ROM number

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38B59EF-XXXFP MITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *.

		Company		TEL		Φ Φ	Submitted by	Supervisor
* Customer	name		()	natur 			
		Date issued	Date:			lssu sigr		

* 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the ROM programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM (hexadecimal notation)

EPROM type



In the address space of the microcomputer, the internal ROM area is from address 108016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38B59EF-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in

The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address	
000016	'M' = 4D16
000116	'3' = 3316
000216	'8' = 3816
000316	'B' = 4216
000416	'5' = 3516
000516	'9' = 39 ₁₆
000616	'E' = 4516
000716	'F' = 4616

Address	
000816	'–' = 2D16
000916	FF16
000A16	FF16
000B16	FF16
000C16	FF16
000D16	FF16
000E16	FF16
000F16	FF16

(1/2)

3.7 ROM programming confirmation form

1 0 0				
GZZ-SH54-22B<88A0>			ROM number	
740 FAMILY ROM PRO	GRAMMING CON	IFIRMATION FORM		
SINGLE-CHIP MICR	OCOMPUTER M	38B59EF-XXXFP		
MITS	UBISHI ELECTRI	IC .		
We recommend the use of the fo	ollowing pseudo-comma	and to set the start address	s of the assembler source	e program be-
cause ASCII codes of the product				- p 9
	EPROM type	27512]	
		*= △ \$0000		
Tr	ne pseudo-command	.BYTE △'M38B59EF–'		
Note: If the name of the product form, the ROM will not be		s does not match the name	of the ROM programmin	g confirmation
* 2. Mark specification Mark specification must be mark specification form (80F)				ne appropriate
* 3. Usage conditions Please answer the following	questions about usage	for use in our product inspe	ection :	
(1) How will you use the XIN-XOU	т oscillator?			
☐ Ceramic resonator	☐ Quartz	z crystal		
External clock input	ut 🗌 Other	()		
At what frequency?	f(XIN) =	MHz		
(2) How will you use the XCIN-XCO	OUT oscillator?			
☐ Ceramic resonator	☐ Quartz	z crystal		
☐ External clock inpu	ut 🗌 Other	()		
At what frequency?	f(XCIN) =	kHz		

(2/2)

4. Comments


3.8 Mark specification form

80P6N (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



Customer's Parts Number


Note : The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Notes 1 : The mark field should be written right aligned.

- $\ensuremath{\mathbf{2}}$: The fonts and size of characters are standard Mitsubishi type.
- 3 : Customer's parts number can be up to 14 alphanumeric characters for capital letters, hyphens, commas, periods and so on.
- 4 : If the Mitsubishi logo ${\color{black} \bigstar}$ is not required, check the box below.
 - ♣ Mitsubishi logo is not required

C. Special Mark Required



Notes1: If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible.

Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.

2: If special character fonts (e,g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts, a clean font original (ideally logo drawing) must be submitted.

Special	characte	er font	s requi	re

3.9 Package outline

3.9 Package outline

80P6N-A Plastic 80pin 14×20mm body QFP EIAJ Package Code QFP80-P-1420-0.80 JEDEC Code Weight(g) Lead Material 1.58 Alloy 42 ΜD Ф ΗD D 65) **p**2 1 Recommended Mount Pad Dimension in Millimeters 뿐 ш Symbol Min Nom Α 3.05 **A**1 0 0.1 0.2 2.8 A2 b 0.3 0.35 0.45 0.13 0.15 0.2 С D 13.8 14.0 14.2 Ε 19.8 20.0 20.2 40 е 8.0 HD 16.5 16.8 17.1 ΗE 22.5 22.8 23.1 0.4 0.6 8.0 A_2 L1 1.4 0.1 0° θ 10° е b Ą b2 0.5

Detail F

12

ΜD

ME

1.3

14.6

20.6

3.10 List of instruction code

	D3 - D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7 – D4	Hexadecimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	_	ORA ZP	ASL ZP	BBS 0, ZP	PHP	ORA IMM	ASL A	SEB 0, A	_	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	-	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	_	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	ВМІ	AND IND, Y	SET	BBC 1, A	ı	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	PHA	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	_	BBC 2, A	1	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	_	CLB 2, A	_	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL ZP, X	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	_	BBC 3, A	-	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	_	CLB 3, A	_	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	_	TXA	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	0	всс	STA IND, Y	_	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	TYA	STA ABS, Y	TXS	CLB 4, A	_	STA ABS, X	1	CLB 4, ZP
1010	А	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	TAY	LDA IMM	TAX	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	В	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	C	CPY IMM	CMP IND, X	WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y	_	BBC 6, A	ı	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	_	CLB 6, A	_	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	E	CPX IMM	SBC IND, X	DIV ZP, X	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	_	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	_	CLB 7, A	_	SBC ABS, X	INC ABS, X	CLB 7, ZP

: 3-byte instruction

: 2-byte instruction

: 1-byte instruction

3.11 Machine instructions

						_			Д	ddr	essi	ng r	nod	е				_		
Symbol	Function	Details		IMP			IMN	1		Α		ВΙΊ	Г, А	R		ΖP		ВІТ	, ZF	>, F
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
ADC (Note 1) (Note 5)	When T = 0 $A \leftarrow A + M + C$ When T = 1 $M(X) \leftarrow M(X) + M + C$	When T = 0, this instruction adds the contents M, C, and A; and stores the results in A and C. When T = 1, this instruction adds the contents of M(X), M and C; and stores the results in M(X) and C. When T=1, the contents of A remain unchanged, but the contents of status flags are changed. M(X) represents the contents of memory where is indicated by X.				69	2	2							65	3	2			
AND (Note 1)	When T = 0 $A \leftarrow A \land M$ When T = 1 $M(X) \leftarrow M(X) \land M$	When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A. When T = 1, this instruction transfers the contents M(X) and M to the ALU which performs a bit-wise AND operation and stores the results back in M(X). When T = 1, the contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				29	2	2							25	3	2			
ASL	7 0	This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C.							0A	2	1				06	5	2			Ī
BBC (Note 4)	Ai or Mi = 0?	This instruction tests the designated bit i of M or A and takes a branch if the bit is 0. The branch address is specified by a relative address. If the bit is 1, next instruction is executed.										1 <u>,</u> 3 20i	4	2				1 <u>7</u> 20i	5	:
BBS (Note 4)	Ai or Mi = 1?	This instruction tests the designated bit i of the M or A and takes a branch if the bit is 1. The branch address is specified by a relative address. If the bit is 0, next instruction is executed.										0 <u>3</u> 20i	4	2				07 20i	5	;
BCC (Note 4)	C = 0?	This instruction takes a branch to the appointed address if C is 0. The branch address is specified by a relative address. If C is 1, the next instruction is executed.																		
BCS (Note 4)	C = 1?	This instruction takes a branch to the appointed address if C is 1. The branch address is specified by a relative address. If C is 0, the next instruction is executed.																		
BEQ (Note 4)	Z = 1?	This instruction takes a branch to the appointed address when Z is 1. The branch address is specified by a relative address. If Z is 0, the next instruction is executed.																		
BIT	A ^ M	This instruction takes a bit-wise logical AND of A and M contents; however, the contents of A and M are not modified. The contents of N, V, Z are changed, but the contents of A, M remain unchanged.													24	3	2			
BMI (Note 4)	N = 1?	This instruction takes a branch to the appointed address when N is 1. The branch address is specified by a relative address. If N is 0, the next instruction is executed.																		
BNE (Note 4)	Z = 0?	This instruction takes a branch to the appointed address if Z is 0. The branch address is specified by a relative address. If Z is 1, the next instruction is executed.																		

															Ad	dres	ssin	g m	ode															P	roc	esso	or st	atus	s reç	giste	er
Z	ZP, 2	X	Π	ZΡ	, Y			ABS	3	A	BS,	Х	A	BS,	Υ		IND)	ZF	P, IN	ND	11	ND,	X	11	ND,	Υ		REL			SP		7	6	5	4	3	2	1	0
OP	n	#	OF	r	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	٧	Т	В	D	ı	Z	С
75	4	2					6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•	•	•	Z	С
35	4	2					2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							N	•	•	•	•	•	Z	•
16	6	2					0E	6	3	1E	7	3																						N	•	•	•	•	•	Z	С
																																		•	•	•	•	•	•	•	•
																																		•	٠	•	•	•	•	•	•
																												90	2	2				•	•	•	•	•	•	•	•
																												В0	2	2				•	•	•	•	•	•	•	•
																												F0	2	2				•	•	•	•	•	•	•	•
							2C	4	3																									M7	M6	•	•	•	•	Z	•
																												30	2	2				•	•	•	•	•	•	•	•
																												D0	2	2				•	•	•	•	•	•	•	•

									_ /	Addr	ess	ing	mod	le						
Symbol	Function	Details		IMF)		IMN	/		Α	_	l	BIT,	A		ZP		BI	T, Z	P.
BPL (Note 4)	N = 0?	This instruction takes a branch to the appointed address if N is 0. The branch address is specified by a relative address. If N is 1, the next instruction is executed.	OP	n	#	OF	n	#	OP	n	#	OF	n	#	OP	n	#	OP	n	#
BRA	PC ← PC ± offset	This instruction branches to the appointed address. The branch address is specified by a relative address.																		
BRK	$\begin{array}{l} B \leftarrow 1 \\ (PC) \leftarrow (PC) + 2 \\ M(S) \leftarrow PCH \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCL \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS \\ S \leftarrow S - 1 \\ I \leftarrow 1 \\ PCL \leftarrow ADL \\ PCH \leftarrow ADH \end{array}$	When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC.	00	7	1															
BVC (Note 4)	V = 0?	This instruction takes a branch to the appointed address if V is 0. The branch address is specified by a relative address. If V is 1, the next instruction is executed.																		
BVS (Note 4)	V = 1?	This instruction takes a branch to the appointed address when V is 1. The branch address is specified by a relative address. When V is 0, the next instruction is executed.																		
CLB	Ai or Mi ← 0	This instruction clears the designated bit i of A or M.										1 <u>В</u> 20	2 i	1				1F 20i	5	2
CLC	C ← 0	This instruction clears C.	18	2	1															
CLD	D ← 0	This instruction clears D.	D8	2	1															
CLI	1 ← 0	This instruction clears I.	58	2	1															
CLT	T ← 0	This instruction clears T.	12	2	1															
CLV	V ← 0	This instruction clears V.	В8	2	1															
CMP (Note 3)	When T = 0 A - M When T = 1 M(X) - M	When T = 0, this instruction subtracts the contents of M from the contents of A. The result is not stored and the contents of A or M are not modified. When T = 1, the CMP subtracts the contents of M from the contents of M(X). The result is not stored and the contents of X, M, and A are not modified. M(X) represents the contents of memory where is indicated by X.				CS	2	2							C5	3	2			
COM	$M \leftarrow \overline{M}$	This instruction takes the one's complement of the contents of M and stores the result in M.													44	5	2			
CPX	X – M	This instruction subtracts the contents of M from the contents of X. The result is not stored and the contents of X and M are not modified.				ΕO	2	2							E4	3	2			
CPY	Y – M	This instruction subtracts the contents of M from the contents of Y. The result is not stored and the contents of Y and M are not modified.				CO	2	2							C4	3	2			
DEC	A ← A − 1 or M ← M − 1	This instruction subtracts 1 from the contents of A or M.							1A	2	1				C6	5	2			

Г														Ad	dres	ssin	g m	ode															F	Proc	esso	or st	atus	s reç	giste	er
<u> </u>	ZP, 2	Χ	T :	ZP, `	Y		ABS	<u> </u>	A	BS,	Х	A	BS,			IND		_	P, IN	1D	II	ND,	Χ	IN	ND,	Y		REL			SP		7	6	5	4	3	_	1	0
⊢	n		-	1	_	⊢	_	_	⊢	1	1	OP			OP			⊢	_		⊢	_	_	OP	_	_	_		_	⊢		#	N	-	Т		D	1	Z	\vdash
																											10	2	2				•	•	•	•	•	•	•	•
																											80	4	2				ŀ	•	•	•	•	•	•	•
																																	•	•	•	1	•	1	•	•
																											50	2	2				•	•	•	•	•	•	•	•
																											70	2	2				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																																		•	•	•	٠	•	٠	0
			L																															•	•	•	0	0	•	•
			\vdash																														•	•	0	•	•	•	•	•
			<u> </u>																														•	0	•	•	•	•	•	•
D5	4	2	\vdash			CD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							N	•	•	•	•	•	Z	С
																																	N	•	•	•	•	•	Z	•
						EC	4	3																									N	•	•	•	•	•	Z	С
						СС	4	3																									N	•	•	•	•	•	Z	С
D6	6	2	\vdash			CE	6	3	DE	7	3																						N	•	•	•	•	•	Z	•

									А	ddre	ssi	ng r	mod	е						
Symbol	Function	Details		IMP			IMN	1		Α		В	BIT,	A		ΖP		ВІ	T, ZI	Ρ
			OP	-	-	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
DEX	X ← X − 1	This instruction subtracts one from the current contents of X.	CA	2	1															
DEY	Y ← Y − 1	This instruction subtracts one from the current contents of Y.	88	2	1															
DIV	$\begin{array}{l} A \leftarrow (M(zz+X+1),\\ M(zz+X)) \ / \ A\\ M(S) \leftarrow \text{one's complement of Remainder}\\ S \leftarrow S-1 \end{array}$	This instruction divides the 16-bit data in M(zz+(X)) (low-order byte) and M(zz+(X)+1) (high-order byte) by the contents of A. The quotient is stored in A and the one's complement of the remainder is pushed onto the stack.																		
EOR (Note 1)	When T = 0 $A \leftarrow A \forall M$ When T = 1 $M(X) \leftarrow M(X) \forall M$	When T = 0, this instruction transfers the contents of the M and A to the ALU which performs a bit-wise Exclusive OR, and stores the result in A. When T = 1, the contents of M(X) and M are transferred to the ALU, which performs a bit-wise Exclusive OR and stores the results in M(X). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				49	2	2							45	3	2			
INC	A ← A + 1 or M ← M + 1	This instruction adds one to the contents of A or M.							ЗА	2	1				E6	5	2			
INX	X ← X + 1	This instruction adds one to the contents of X.	E8	2	1															
INY	Y ← Y + 1	This instruction adds one to the contents of Y.	C8	2	1															
JMP	If addressing mode is ABS PCL \leftarrow ADL PCH \leftarrow ADH If addressing mode is IND PCL \leftarrow M (ADH, ADL) PCH \leftarrow M (ADH, ADL + 1) If addressing mode is ZP, IND PCL \leftarrow M(00, ADL) PCH \leftarrow M(00, ADL + 1)	This instruction jumps to the address designated by the following three addressing modes: Absolute Indirect Absolute Zero Page Indirect Absolute																		
JSR	$\begin{array}{l} M(S) \leftarrow PCH \\ S \leftarrow S-1 \\ M(S) \leftarrow PCL \\ S \leftarrow S-1 \\ After executing the above, if addressing mode is ABS, \\ PCL \leftarrow ADL \\ PCH \leftarrow ADH \\ if addressing mode is SP, \\ PCL \leftarrow ADL \\ PCH \leftarrow FF \\ If addressing mode is ZP, IND, \\ PCL \leftarrow M(00, ADL) \\ PCH \leftarrow M(00, ADL + 1) \end{array}$	This instruction stores the contents of the PC in the stack, then jumps to the address designated by the following addressing modes: Absolute Special Page Zero Page Indirect Absolute																		
LDA (Note 2)	When T = 0 $A \leftarrow M$ When T = 1 $M(X) \leftarrow M$	When T = 0, this instruction transfers the contents of M to A. When T = 1, this instruction transfers the contents of M to $(M(X))$. The contents of A remain unchanged, but status flags are changed. $M(X)$ represents the contents of memory where is indicated by X.				A9	2	2							A5	3	2			_
LDM	M ← nn	This instruction loads the immediate value in M.													3C	4	3			
LDX	$X \leftarrow M$	This instruction loads the contents of M in X.				A2	2	2							A6	3	2			
LDY	$Y \leftarrow M$	This instruction loads the contents of M in Y.				A0	2	2							A4	3	2			

														Ad	dres	ssino	g mo	ode															F	roc	esso	or st	atus	reç	jiste	r
Z	ZP,)	<	7	ZP,	Y		ABS	3	А	BS,	Х	А	BS,	Υ		IND		ZF	P, IN	ID	IN	ID,	X	IN	ND,	Υ	ı	REL			SP		7	6	5	4	3	2	1	0
OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	Т	В	D	ı	z	С
																																	N	•	•	•	•	•	z	٠
																																	N	•	•	•	•	•	Z	•
E2	16	2																															•	•	•	•	•	•	•	٠
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N		•	•	•		Z	•
	7	_				40	7	3		3	3		3	3							71	0	2			2							14							
F6	6	2				EE	6	3	FE	7	3																						N	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	z	٠
																																	N	•	•	•	•	•	z	•
						4C	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
						20	6	3										02	7	2										22	5	2	•	•	٠	•	•	٠	٠	•
B5	4	2				AD	4	3	BD	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•
			В6	4	2	AE	4	3				ВЕ	5	3																			N		•	•	•	•	z	•
В4	4	2				AC	4	3	вс	5	3																						N	•	•	•	•	•	z	•

			Γ						Α	ddr	essi	ing	mod	le						
Symbol	Function	Details		IMP			IMN	1		Α		Е	ЗIТ,	Α		ΖP		ВІ	T, Z	P
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
LSR	7 0 0→ □ → □	This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0, and the bit 0 is stored in C.							4A	2	1				46	5	2			
MUL	$M(S) \bullet A \leftarrow A * M(zz + X)$ $S \leftarrow S - 1$	This instruction multiply Accumulator with the memory specified by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A.																		
NOP	PC ← PC + 1	This instruction adds one to the PC but does no otheroperation.	EΑ	2	1															
ORA (Note 1)	When T = 0 $A \leftarrow A \lor M$ $When T = 1$ $M(X) \leftarrow M(X) \lor M$	When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise "OR", and stores the result in A. When T = 1, this instruction transfers the contents of $M(X)$ and the M to the ALU which performs a bit-wise OR, and stores the result in $M(X)$. The contents of A remain unchanged, but status flags are changed. $M(X)$ represents the contents of memory where is indicated by X.				09	2	2							05	3	2			
PHA	$\begin{array}{l} M(S) \leftarrow A \\ S \leftarrow S - 1 \end{array}$	This instruction pushes the contents of A to the memory location designated by S, and decrements the contents of S by one.	48	3	1															
PHP	$\begin{array}{l} M(S) \leftarrow PS \\ S \leftarrow S - 1 \end{array}$	This instruction pushes the contents of PS to the memory location designated by S and decrements the contents of S by one.	08	3	1															
PLA	$\begin{array}{c} S \leftarrow S + 1 \\ A \leftarrow M(S) \end{array}$	This instruction increments S by one and stores the contents of the memory designated by S in A.	68	4	1															
PLP	$S \leftarrow S + 1$ $PS \leftarrow M(S)$	This instruction increments S by one and stores the contents of the memory location designated by S in PS.	28	4	1															
ROL	7 0 	This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C.							2A	2	1				26	5	2			
ROR	7 0 —□→	This instruction shifts either A or M one bit right through C. C is stored in bit 7 and bit 0 is stored in C.							6A	2	1				66	5	2			
RRF	7 0	This instruction rotates 4 bits of the M content to the right.													82	8	2			
RTI	$\begin{array}{l} S \leftarrow S+1 \\ PS \leftarrow M(S) \\ S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \end{array}$	This instruction increments S by one, and stores the contents of the memory location designated by S in PS. S is again incremented by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and stores the contents of memory location designated by S in PCH.	40	6	1															
RTS	$\begin{array}{c} S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \\ (PC) \leftarrow (PC)+1 \end{array}$	This instruction increments S by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1.	60	6	1															

														Ad	dres	ssin	g m	ode														F	roc	esso	or st	atus	s reg	giste	er
Z	ZP,)	<		ZP,	Υ	Π	ABS	 S	A	BS,	Χ	A	BS,	Υ		IND)	ZI	P, IN	1D	IN	۱D,	X	IN	۱D,	Υ		REL		SP		7	_	5	4	3	2	1	0
OP			OP	1	#	⊢	_	_	ОР	1	1	OP			OP			OP			OP	_	_	OP	_		OP		OP		#	N	V	Т		D	ı	Z	С
56	6	2				4E	6	3	5E	7	3																					0	•	•	•	•	•	Z	С
62	15	2																														•	•	•	•	•	•	•	•
																																•	•	•	•	•	•	•	•
15	4	2				OD	4	3	1D	5	3	19	5	3							01	6	2	11	6	2						N	•	•	•	•	•	Z	•
																																•	•	•	•	•	•	•	•
																																•	•	•	•	•	•	•	•
																																N	•	•	•	•	•	Z	•
																																	(Val	lue :	save	ed ir	n sta	ack)	
36	6	2				2E	6	3	3E	7	3																					N	•	•	•	•	•	Z	С
76	6	2				6E	6	3	7E	7	3																					N	•	•	•	•	•	Z	С
																																•	•	•	•	•	•	•	•
																																	(Va	lue :	save	ed ir	n sta	ack)	
																																•	•	•	•	•	•	•	•

									P	ddr	essi	ing ı	mod	е	_					
Symbol	Function	Details		IMF	•		IMN	1		Α		Е	BIT,	Α		ΖP		ВІ	T, Z	ΈP
			OP	n	#	\vdash	-	+	OP	n	#	OP	n	#	OP	-	#	OP	n	#
SBC (Note 1) (Note 5)	When T = 0 $A \leftarrow A - M - \overline{C}$ When T = 1 $M(X) \leftarrow M(X) - M - \overline{C}$	When T = 0, this instruction subtracts the value of M and the complement of C from A, and stores the results in A and C. When T = 1, the instruction subtracts the contents of M and the complement of C from the contents of M(X), and stores the results in M(X) and C. A remain unchanged, but status flag are changed. $M(X)$ represents the contents of memory where is indicated by X.				E9	2	2							E5	3	2			
SEB	Ai or Mi ← 1	This instruction sets the designated bit i of A or M.										0 <u>В</u> 20і	2	1				0F 20i	5	2
SEC	C ← 1	This instruction sets C.	38	2	1															
SED	D ← 1	This instruction set D.	F8	2	1															
SEI	I ← 1	This instruction set I.	78	2	1															
SET	T ← 1	This instruction set T.	32	2	1															
STA	$M \leftarrow A$	This instruction stores the contents of A in M. The contents of A does not change.													85	4	2			
STP		This instruction resets the oscillation control F/F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode.	42	2	1															
STX	$M \leftarrow X$	This instruction stores the contents of X in M. The contents of X does not change.													86	4	2			
STY	$M \leftarrow Y$	This instruction stores the contents of Y in M. The contents of Y does not change.													84	4	2			
TAX	X ← A	This instruction stores the contents of A in X. The contents of A does not change.	АА	2	1															
TAY	Y ← A	This instruction stores the contents of A in Y. The contents of A does not change.	A8	2	1															
TST	M = 0?	This instruction tests whether the contents of M are "0" or not and modifies the N and Z.													64	3	2			
TSX	X←S	This instruction transfers the contents of S in X.	ВА	2	1															
TXA	$A \leftarrow X$	This instruction stores the contents of X in A.	8A	2	1															
TXS	$S \leftarrow X$	This instruction stores the contents of X in S.	9A	2	1															
TYA	$A \leftarrow Y$	This instruction stores the contents of Y in A.	98	2	1															
WIT		The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. CPU starts its function after the Timer X over flows (comes to the terminal count). All registers or internal memory contents except Timer X will not change during this mode. (Of course needs VDD).	C2	2	1															

Notes 1: The number of cycles "n" is increased by 3 when T is 1.

2: The number of cycles "n" is increased by 2 when T is 1.

3: The number of cycles "n" is increased by 1 when T is 1.

4: The number of cycles "n" is increased by 2 when branching has occurred.

5: N, V, and Z flags are invalid in decimal operation mode.

														Ad	dres	ssin	g m	ode															F	roc	esso	or st	atus	s reg	giste	er
Z	ZP, 2	X	7	ZP,	Y		ABS	3	A	BS,	Х	A	BS,	Υ		IND)	ZI	>, IN	ND.	IN	ND,	X	II.	ND,	Υ		REL			SP		7	6	5	4	3	2	1	0
ОР	n	#	OP	n	#	OP	n	#	ОР	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	N	٧	Т	В	D	ı	Z	С
F5	4	2				ED		3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	Z	С
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	1
																																	•	•	•	•	1	•	•	•
																																	•	•	•	•	•	1	•	•
																																	•	•	1	•	•	•	•	•
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	•
																																	ľ							
			96	5	2	8E		3																									٠	•	•	•	•	•	•	•
94	5	2				8C	5	3																									•	•	•	•	•	•	•	•
																																	N N	•	•	•	•	•	Z Z	•
																																	N	•	•	•	•		Z	•
																																	N	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	_	Subtraction
Α	Accumulator or Accumulator addressing mode	*	Multiplication
BIT, A	Accumulator bit addressing mode	/	Division
BIT, A, R	Accumulator bit relative addressing mode	Λ	Logical OR
ZP	Zero page addressing mode	V	Logical AND
BIT, ZP	Zero page bit addressing mode	¥	Logical exclusive OR
BIT, ZP, R	Zero page bit relative addressing mode	_	Negation
ZP, X	Zero page X addressing mode	←	Shows direction of data flow
ZP, Y	Zero page Y addressing mode	X	Index register X
ABS	Absolute addressing mode	Υ	Index register Y
ABS, X	Absolute X addressing mode	S	Stack pointer
ABS, Y	Absolute Y addressing mode	PC	Program counter
IND	Indirect absolute addressing mode	PS	Processor status register
		РСн	8 high-order bits of program counter
ZP, IND	Zero page indirect absolute addressing mode	PCL	8 low-order bits of program counter
		ADH	8 high-order bits of address
IND, X	Indirect X addressing mode	ADL	8 low-order bits of address
IND, Y	Indirect Y addressing mode	FF	FF in Hexadecimal notation
REL	Relative addressing mode	nn	Immediate value
SP	Special page addressing mode	ZZ	Zero page address
С	Carry flag	M	Memory specified by address designation of any ad-
Z	Zero flag		dressing mode
1	Interrupt disable flag	M(X)	Memory of address indicated by contents of index
D	Decimal mode flag		register X
B T	Break flag X-modified arithmetic mode flag	M(S)	Memory of address indicated by contents of stack pointer
V	Overflow flag	M(ADH, ADL)	Contents of memory at address indicated by ADH and
N	Negative flag	W(/1011, /102)	ADL, in ADH is 8 high-order bits and ADL is 8 low-or-
	- togative hag		der bits.
		M(00, ADL)	Contents of address indicated by zero page ADL
		Ai	Bit i (i = 0 to 7) of accumulator
		Mi	Bit i (i = 0 to 7) of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes

3.12 M35501FP

DESCRIPTION

The M35501FP generates digit signals for fluorescent display when connected to the output port of a microcomputer. There are up to 16 digit pins available, and more can be added by connecting additional M35501FPs. The number of fluorescent displays can be increased easily by connecting the M35501FP to the CMOS FLD output pins of an 8-bit microcomputer in MITSUBISHI's 38B5 Group. The M35501FP is suitable for fluorescent display control on household electric appliances, audio products, etc.

FEATURES

- •Up to 16 pins can be selected
- •More digits available by connecting additional M35501FPs
- •Output structure: high-breakdown voltage, P-channel opendrain; built-in pull-down resistor between digit output pins and VEE pin




Fig. 3.12.1 Pin configuration of M35501FP

3.12 M35501FP

FUNCTIONAL BLOCK




Fig. 3.12.2 Functional block diagram

PIN DESCRIPTION

Table 3.12.1 Pin description

Pin	Name	Function	Output Structure	Fig. No.
Vcc, Vss	Power source input	Apply 4.0-5.5 V to Vcc, and 0V to Vss.	_	-
RESET	Reset input	Reset internal shift register (built-in power-on reset circuit).	CMOS input level Built-in pull-up resistor	3
CLK	Clock input	Digit output varies according to rising edge of clock input.	CMOS input level Built-in pull-down resistor	2
SEL	Select input	Use when specifying the number of digits.	CMOS input level Built-in pull-down resistor	2
OVFIN	Overflow signal input	Input "H" when using one M35501FP. Connect to OVFOUT pin of additional M35501FPs when using multiple M35501FPs (to use 17 digits or more).	CMOS input level	4
OVFout	Overflow signal output	Leave open when using one M35501FP. Connect to OVFIN pin of additional M35501FPs when using multiple M35501FPs (to use 17 digits or more).	CMOS output	5
DIG15- DIG0	Digit output	Output the digit output waveform of fluorescent display. Leave open when not in use (VEE level output).	High-breakdown-voltage P-channel open-drain output Built-in pull-down resistor	1
VEE	Pull-down power source input	Apply voltage to DIG0-DIG15 pull-down resistors.	-	_

PORT BLOCK (1) DIG0-DIG15 (2) SEL, CLK Shift register Pull-down transistor O VEE (3) RESET (4) OVFIN Pull-up transistor (5) OVFout Shift register

Fig. 3.12.3 Port block diagram

3.12 M35501FP

USAGE

Three usages of the M35501FP are described below.

(1) 16-Digit Mode: 16 digits selected

The number of digits is set to 16 by fixing the OVFIN pin to "H" and the SEL pin to "L." Figure 3.12.5 shows the output waveform.

(2) Optional Digit Mode: 1-16 digits selectable

When the number of CLK pin rising edges during an "H" period of the SEL pin is n and the OVFIN pin is fixed to "H," the number of digits set is n. If n is 16 or more, all 16 digits are set. Figure 3.12.6 shows the output waveform.




Fig. 3.12.4 Digit setting

(3) Cascade Mode: 17 digits or more selectable

17 digits or more can be used by connecting two M35501FPs or more. Figure 3.12.7 shows an example using three M35501FPs, offering 33 to 48 digit outputs.

Cascade mode will not operate if all M35501FPs are in 16-digit mode (SEL = "L"). Use the most significant M35501FP in the optional digit mode for DIG output. Figure 3.12.8 shows the output waveform.

DIGIT OUTPUT WAVEFORM




Fig. 3.12.5 16-digit mode output waveform




Fig. 3.12.6 Optional digit mode output waveform




Fig. 3.12.7 Cascade mode connection example: 17 digits or more selected




Fig. 3.12.8 Cascade mode output waveform

The number of fluorescent displays can be increased by connecting the M35501FP to the CMOS FLD output pins on a 38B5 Group microcomputer.




Fig. 3.12.9 Connection example with 38B5 Group microcomputer (1 to 16 digits)

This FLD controller can control up to 32 digits using the 32 timing mode of the 38B5 Group microcomputer.




Fig. 3.12.10 Connection example with 38B5 Group microcomputer (17 to 32 digits)

3.12 M35501FP

RESET CIRCUIT

To reset the controller, the $\overline{\text{RESET}}$ pin should be held at "L" for 2 μs or more. Reset is released when the $\overline{\text{RESET}}$ pin is returned to "H" and the power source voltage is between 4.0 V and 5.5 V.

Notes1: Perform the reset release when CLK input signal is "L."

2: When setting the number of digits by SEL signal, optional digit counter is set to "0" by reset.




Fig. 3.12.11 Digit output waveform when reset signal is input

POWER-ON RESET

Reset can be performed automatically during power on (power-on reset) by the built-in power-on reset circuit. When using this circuit, set 100 μs or less for the period in which it takes to reach minimum operation guaranteed voltage from reset.

If the rising time exceeds 100 μ s, connect the capacitor between the RESET pin and Vss at the shortest distance. Consequently, the RESET pin should be held at "L" until the minimum operation guaranteed voltage is reached.




Fig. 3.12.12 Power-on reset circuit

Table 3.12.2 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	•All voltages are based on Vss.	-0.3 to 7.0	V
VEE	Pull-down power source voltage	Output transistors are off.	Vcc -45 to Vcc +0.3	V
VI	Input voltage CLK, SEL, OVFIN		-0.3 to Vcc +0.3	V
VI	Input voltage RESET		-0.3 to Vcc +0.3	V
Vo	Output voltage DIG0-DIG15		Vcc -45 to Vcc +0.3	V
Vo	Output voltage OVFout		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25 °C	250	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Table 3.12.3 Recommended operating conditions (VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cymbal	Darameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage	4.0	5.0	5.5	V
Vss	Power source voltage		0		V
VEE	Pull-down power source voltage	Vcc -43		Vss	V
VIH	"H" input voltage CLK, SEL, OVFIN	0.8Vcc		Vcc	V
VIH	"H" input voltage RESET	0.8Vcc		Vcc	V
VIL	"L" input voltage CLK, SEL, OVFIN	0		0.2Vcc	V
VIL	"L" input voltage RESET	0		0.2Vcc	V

Table 3.12.4 Recommended operating conditions (VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Symbol	Falanielei	Min.	Тур.	Max.	Onn
IOH(peak)	"H" peak output current DIG0 - DIG15 (Note 1)			-36	mA
IOH(peak)	"H" peak output current OVFout (Note 1)			-10	mA
IOL(peak)	"L" peak output current OVFout (Note 1)			10	mA
IOH(avg)	"H" average current DIG0 – DIG15 (Note 2)			-18	mA
IOH(avg)	"H" average current OVFout (Note 2)			-5.0	mA
IOL(avg)	"L" average current OVFout (Note 2)			5.0	mA
CLK	Clock input frequency			2	MHz

Notes 1: The peak output current is the peak current flowing in each port.

 $^{{\}bf 2:}\ {\sf The}\ {\sf average}\ {\sf output}\ {\sf current}\ {\sf is}\ {\sf an}\ {\sf average}\ {\sf value}\ {\sf measured}\ {\sf over}\ {\sf 100}\ {\sf ms}.$

Table 3.12.5 Electrical characteristics (VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Param	otor	Test conditions		Limits		Unit
Symbol	Param	eter	rest conditions	Min.	Тур.	Max.	J Onit
Voн	"H" output voltage	DIG output	Iон = −18 mA	Vcc -2.0			V
		DIG0-DIG15					
Voн	"H" output voltage	OVFout	IOH = −10 mA	Vcc -2.0			V
VoL	"L" output voltage	OVFout	IOL = 10 mA			2.0	V
VT+ — VT-	Hysteresis	CLK, OVFIN	Vcc = 5.0 V		0.4		V
		RESET					
lін	"H" input current	OVFIN	VI = VCC			5.0	μΑ
		RESET					
IIН	"H" input current	CLK, SEL	VI = VCC	30	70	140	μΑ
			Vcc = 5.0 V				
liL	"L" input current	OVFIN	VI = VSS			-5.0	μΑ
		CLK, SEL					
liL	"L" input current	RESET	VI = VSS	-60	-130	-185	μΑ
			Vcc = 5.0 V				
ILOAD	Output load current	DIG0 – DIG15	VEE = VCC -43 V	500	650	800	μΑ
			Vol = Vcc				
			Output transistors are off.				
ILEAK	Output leakage current	DIG0-DIG15	VEE = VCC -43 V			-10	μΑ
			Vol = Vcc -43 V				
			Output transistors are off.				
Icc	Power source	Vcc = 5.0 V, CLK	= 100 kHz		50		μΑ
		Output transistors					

Table 3.12.6 Timing requirements (VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Symbol	raidillelei	Min.	Тур.	Max.	Ullit
$tw(\overline{RESET})$	Reset input "L" pulse width	2			μs
tc(CLK)	Clock input cycle time	500			ns
twH(CLK)	Clock input "H" pulse width	200			ns
twL(CLK)	Clock input "L" pulse width	200			ns
tsu(SEL)	Select input setup time	500			ns
th(SEL)	Select input hold time	500		•	ns
th(CLK)	Clock input setup time	500		•	ns





Fig. 3.12.13 Timing diagram

3.13 SFR memory map

000016	Port P0 (P0)	002016	Timer 1 (T1)
000116	Port P0 direction register (P0D)	002116	Timer 2 (T2)
000216	Port P1 (P1)	002216	Timer 3 (T3)
000316		002316	Timer 4 (T4)
000416	Port P2 (P2)	002416	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616	Port P3 (P3)	002616	PWM control register (PWMCON)
000716		002716	Timer 6 PWM register (T6PWM)
000816	Port P4 (P4)	002816	Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)
000A16	Port P5 (P5)	002A ₁₆	Timer 56 mode register (T56M)
000B16	Port P5 direction register (P5D)	002B ₁₆	Watchdog timer control register (WDTCON)
000C16	Port P6 (P6)	002C ₁₆	Timer X (low-order) (TXL)
000D16	Port P6 direction register (P6D)	002D ₁₆	Timer X (high-order) (TXH)
000E16	Port P7 (P7)	002E ₁₆	Timer X mode register 1 (TXM1)
000F16	Port P7 direction register (P7D)	002F ₁₆	Timer X mode register 2 (TXM2)
001016	Port P8 (P8)	003016	Interrupt interval determination register (IID)
001116	Port P8 direction register (P8D)	003116	Interrupt interval determination control register (IIDCON)
001216	Port P9 (P9)	003216	A-D control register (ADCON)
001316	Port P9 direction register (P9D)	003316	A-D conversion register (low-order) (ADL)
001416	PWM register (high-order) (PWMH)	003416	A-D conversion register (high-order) (ADH)
001516	PWM register (low-order) (PWM L)	003516	
001616	Baud rate generator (BRG)	003616	
001716	UART control register (UARTCON)	003716	
001816	Serial I/O1 automatic transfer data pointer (SIO1DP)	003816	
001916	Serial I/O1 control register 1 (SIO1CON1)	003916	Interrupt source switch register (IFR)
001A ₁₆	Serial I/O1 control register 2 (SIO1CON2)	003A16	Interrupt edge selection register (INTEDGE)
001B ₁₆	Serial I/O1 register/Transfer counter (SIO1)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Serial I/O1 control register 3 (SIO1CON3)	003C ₁₆	Interrupt request register 1(IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2(IREQ2)
001E ₁₆	Serial I/O2 status register (SIO2STS)	003E16	Interrupt control register 1(ICON1)
001F ₁₆	Serial I/O2 transmit/receive buffer register (TB/RB)	003F ₁₆	Interrupt control register 2(ICON2)
0EF016	Pull-up control register 1 (PULL1)	0EF8 ₁₆	FLD data pointer (FLDDP)
	Pull-up control register 2 (PULL2)	0EF916	Port P0FLD/port switch register (P0FPR)
0EF116	P1FLDRAM write disable register (P1FLDRAM)	0EF916 0EFA16	
0EF216	, ,		Port P2FLD/port switch register (P2FPR)
0EF316	P3FLDRAM write disable register (P3FLDRAM)	0EFB ₁₆	Port P8FLD/port switch register (P8FPR)
0EF416	FLDC mode register (FLDM)	0EFC ₁₆	Port P8FLD output control register (P8FLDCON)
0EF516	Tdisp time set register (TDISP)	0EFD16	Buzzer output control register (BUZCON)
0EF616	Toff1 time set register (TOFF1)	0EFE16	
0EF7 ₁₆	Toff2 time set register (TOFF2)	0EFF16	

3.14 Pin configuration



Note: In the mask option type P, INT3 and CNTR1 cannot be used.

(Top view)

Package type: 80P6N-A 80-pin plastic molded QFP

MITSUBISHI SEMICONDUCTORS USER'S MANUAL 38B5 Group

Nov. First Edition 1998

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1998 MITSUBISHI ELECTRIC CORPORATION

User's Manual 38B5 Group

Renesas Technology Corp. Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

REVISION DESCRIPTION LIST	38B5 Group User's Manual

Rev.	Revision Description	Rev.
No. 1.0	First Edition	date 981202
1.0	First Edition	961202