

Data sheet acquired from Harris Semiconductor SCHS216D

CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520

High-Speed CMOS Logic Dual Synchronous Counters

November 1997 - Revised October 2003

Features

- Positive or Negative Edge Triggering
- Synchronous Internal Carry Propagation
- Fanout (Over Temperature Range)
 - Standard Outputs........... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \leq 1 \mu \text{A}$ at $V_{\mbox{\scriptsize OL}},\, V_{\mbox{\scriptsize OH}}$

Description

The CD74HC4518 is a dual BCD up-counter. The 'HC4520 and CD74HCT4520 are dual binary up-counters. Each device consists of two independent internally synchronous 4-stage counters. The counter stages are D-type flip-flops

having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or the negative-going transition of CLOCK. The counters are cleared by high levels on the MASTER RESET lines. The counter can be cascaded in the ripple mode by connecting \mathbf{Q}_3 to the ENABLE input of the subsequent counter while the CLOCK input of the latter is held low.


Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|----------------|---------------------|--------------|
| CD54HC4520F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC4518E | -55 to 125 | 16 Ld PDIP |
| CD74HC4520E | -55 to 125 | 16 Ld PDIP |
| CD74HC4520M | -55 to 125 | 16 Ld SOIC |
| CD74HC4520MT | -55 to 125 | 16 Ld SOIC |
| CD74HC4520M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT4520E | -55 to 125 | 16 Ld PDIP |
| CD74HCT4520M | -55 to 125 | 16 Ld SOIC |
| CD74HCT4520MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT4520M96 | -55 to 125 | 16 Ld SOIC |


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC4520 (CERDIP) CD74HC4518 (PDIP) CD74HC4520, CD74HCT4520, (PDIP, SOIC) TOP VIEW



Functional Diagram



TRUTH TABLE

| СР | E | MR | OUTPUT STATE |
|----------|----------|----|----------------------|
| 1 | Н | L | Increment Counter |
| L | \ | L | Increment Counter |
| \ | Х | L | No Change |
| Х | 1 | L | No Change |
| 1 | L | L | No Change |
| Н | \ | L | No Change |
| Х | Х | Н | Q_0 thru $Q_3 = L$ |

H = High State.

L = Low State.

↑ = High-to-Low Transition.

 \downarrow = Low-to-High Transition.

X = Don't Care.

Absolute Maximum Ratings

DC Supply Voltage, V $_{CC}$... -0.5V to 7V DC Input Diode Current, I $_{IK}$ For V $_{I}$ < -0.5V or V $_{I}$ > V $_{CC}$ + 0.5V ± 20 mA DC Output Diode Current, I $_{OK}$ For V $_{O}$ < -0.5V or V $_{O}$ > V $_{CC}$ + 0.5V ± 20 mA DC Output Source or Sink Current per Output Pin, I $_{O}$ For V $_{O}$ > -0.5V or V $_{O}$ < V $_{CC}$ + 0.5V ± 25 mA DC V $_{CC}$ or Ground Current, I $_{CC}$... ± 50 mA

Thermal Information

| Thermal Resistance (Typical, Note 1) | θ_{JA} (oC/W) |
|--|----------------------|
| E (PDIP) Package | 67 |
| M (SOIC) Package | 73 |
| Maximum Junction Temperature | |
| Maximum Storage Temperature Range | 65°C to 150°C |
| Maximum Lead Temperature (Soldering 10s) | 300°C |
| (SOIC - Lead Tips Only) | |

Operating Conditions

| Temperature Range, T _A 55°C to 125°C |
|---|
| Supply Voltage Range, V _{CC} |
| HC Types |
| HCT Types |
| DC Input or Output Voltage, V _I , V _O 0V to V _{CC} |
| Input Rise and Fall Time |
| 2V |
| 4.5V 500ns (Max |
| 6V |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| | | TES CONDI | | ONS 25°C | | | -40°C T | O 85°C | | C TO 5°C | | |
|-----------------------------|-----------------|------------------------------------|---------------------|---------------------|------|-----|---------|--------|------|-------------|------|-------|
| PARAMETER | SYMBOL | V _I (V) | I _O (mA) | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | | | | | | | | | | | | |
| High Level Input | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | ٧ |
| Voltage | | | | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | ٧ |
| | | | | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | ٧ |
| Low Level Input | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | ٧ |
| Voltage | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | ٧ |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | ٧ |
| High Level Output | VoH | V _{IH} or V _{IL} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | ٧ |
| Voltage CMOS Loads | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | ٧ |
| OWICO LOAGS | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | ٧ |
| High Level Output | 7 | | - | - | - | - | - | - | - | - | - | ٧ |
| Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | ٧ |
| TTE LOUGS | | | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | ٧ |
| Low Level Output | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | ٧ |
| Voltage CMOS Loads | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | ٧ |
| OWICO LOAGS | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | ٧ |
| Low Level Output | 7 | | - | - | - | - | - | - | - | - | - | ٧ |
| Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | ٧ |
| I I LOGOS | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | ٧ |
| Input Leakage Current | lį | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μА |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | μΑ |

DC Electrical Specifications (Continued)

| | | TES CONDI | | | 25°C | | | -40°C 1 | O 85°C | | C TO 5°C | |
|--|------------------------------|------------------------------------|---------------------|---------------------|------|-----|------|---------|--------|-----|-------------|-------|
| PARAMETER | SYMBOL | V _I (V) | I _O (mA) | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HCT TYPES | | | | - | | | - | | - | | - | |
| High Level Input Voltage | V _{IH} | - | - | 4.5 to 5.5 | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | V _{IL} | - | - | 4.5 to 5.5 | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | Voн | V _{IH} or V _{IL} | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | lį | V _{CC} and GND | 0 | 5.5 | - | - | ±0.1 | - | ±1 | - | ±1 | μΑ |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | μΑ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI _{CC} (Note 2) | V _{CC} -2.1 | - | 4.5 to 5.5 | - | 100 | 360 | - | 450 | - | 490 | μΑ |

NOTE:

HCT Input Loading Table

| INPUT | UNIT LOADS |
|--------|------------|
| MR | 1.2 |
| СР | 0.25 |
| ENABLE | 0.5 |

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360 μ A max at 25°C.

Prerequisite for Switching Specifications

| | | | | 25°C | | -40°C TO 85°C | | -55°C TO 125°C | | |
|----------------|------------------|---------------------|-----|------|-----|---------------|-----|----------------|-----|-------|
| PARAMETER | SYMBOL | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | • | | | | | | | | | |
| Maximum Clock | f _{MAX} | 2 | 6 | - | - | 5 | - | 4 | - | MHz |
| Frequency | | 4.5 | 30 | - | - | 24 | - | 20 | - | MHz |
| | | 6 | 35 | - | - | 28 | - | 24 | - | MHz |
| CP Pulse Width | t _W | 2 | 80 | - | - | 100 | - | 120 | - | ns |
| | | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
| | | 6 | 14 | - | - | 17 | - | 20 | - | ns |
| MR Pulse Width | t _W | 2 | 100 | - | - | 125 | - | 150 | - | ns |
| | | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
| | | 6 | 17 | - | - | 21 | - | 26 | - | ns |

^{2.} For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

Prerequisite for Switching Specifications (Continued)

| | | | 25°C | | -40°C 1 | O 85°C | -55°C TO 125°C | | | |
|-------------------------------|------------------|---------------------|------|-----|---------|--------|----------------|-----|-----|-------|
| PARAMETER | SYMBOL | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| Set-up Time, | t _{SU} | 2 | 80 | - | - | 100 | - | 120 | - | ns |
| Enable to CP | | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
| | | 6 | 14 | - | - | 17 | - | 20 | - | ns |
| Removal Time, | t _{REM} | 2 | 0 | - | - | 0 | - | 0 | - | ns |
| MR to CP | | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
| | | 6 | 0 | - | - | 0 | - | 0 | - | ns |
| Set-up Time, | tsu | 2 | 80 | - | - | 100 | - | 120 | - | ns |
| CP to Enable | | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
| | | 6 | 14 | - | - | 17 | - | 20 | - | ns |
| Removal Time, | t _{REM} | 2 | 0 | - | - | 0 | - | 0 | - | ns |
| MR to Enable | | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
| | | 6 | 0 | - | - | 0 | - | 0 | - | ns |
| HCT TYPES | - | | - | | | | | - | | |
| Maximum Clock Frequency | f _{MAX} | 4.5 | 25 | - | - | 20 | - | 17 | - | MHz |
| Clock Pulse Width | t _W | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
| MR Pulse Width | t _W | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
| Set-up Time, Enable to CP | tsu | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
| Removal Time, MR tp Enable | t _{REM} | 4.5 | 0 | - | | 0 | - | 0 | - | ns |

Switching Specifications Input t_r , $t_f = 6ns$


| | | TEST | | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | - |
|---|-------------------------------------|-----------------------|---------------------|------|-----|-----|------------------|-----|----------------|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | | | | | | | | | | | |
| Propagation Delay | t _{PLH} , | $C_L = 50pF$ | 2 | - | - | 240 | - | 300 | - | 360 | ns |
| CP to Q _n | t _{PHL} | $C_L = 50pF$ | 4.5 | - | - | 48 | - | 60 | - | 72 | ns |
| | | C _L = 15pF | 5 | - | 20 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 41 | - | 51 | - | 61 | ns |
| Enable to Q _n | t _{PLH} , | C _L = 50pF | 2 | - | - | 240 | - | 300 | - | 360 | ns |
| | tPHL | C _L = 50pF | 4.5 | - | - | 48 | - | 60 | - | 72 | ns |
| | | C _L = 15pF | 5 | - | 20 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 41 | - | 51 | - | 61 | ns |
| MR to Q _n | t _{PLH} , | C _L = 50pF | 2 | - | - | 150 | - | 190 | - | 225 | ns |
| | tPHL | C _L = 50pF | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
| | | C _L = 15pF | 5 | - | 12 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 26 | - | 33 | - | 38 | ns |
| Output Transition Time | t _{THL} , t _{TLH} | C _L = 50pF | 2 | - | - | 75 | - | 95 | - | 110 | ns |
| | | C _L = 50pF | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| | | CL = 50pF | 6 | | | 13 | | 16 | | 19 | ns |
| Input Capacitance | C _{IN} | C _L = 50pF | - | - | - | 10 | - | 10 | - | 10 | pF |
| Maximum Clock Frequency | f _{MAX} | CL = 15pF | 5 | | 60 | | | | | | MHz |
| Power Dissipation Capacitance (Note 3, 4) | C _{PD} | C _L = 15pF | 5 | - | 33 | - | ı | - | - | - | pF |

Switching Specifications Input t_r , $t_f = 6ns$ (Continued)


| | TEST | | 25°C | | | | _ | С ТО °С | -55°C TO 125°C | | |
|--|-------------------------------------|-----------------------|---------------------|-----|-----|-----|-----|------------|----------------|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HCT TYPES | | | | | | | | | | | |
| Propagation Delay | | | | | | | | | | | |
| CP to Q _n | t _{PLH} , | $C_L = 50pF$ | 4.5 | - | - | 53 | - | 66 | - | 80 | ns |
| | tPHL | C _L = 15pF | 5 | - | 22 | - | - | - | - | - | ns |
| Enable to Q _n | t _{PLH} , | C _L = 50pF | 4.5 | - | - | 55 | - | 69 | - | 83 | ns |
| | t _{PHL} | C _L = 15pF | 5 | - | 23 | - | - | - | - | - | ns |
| MR to Q _n | t _{PLH,} | C _L = 50pF | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
| | tPHL | C _L = 15pF | 5 | - | 14 | - | - | - | - | - | ns |
| Output Transition Time | t _{THL} , t _{TLH} | C _L = 50pF | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| Input Capacitance | C _{IN} | C _L = 50pF | - | - | - | 10 | - | 10 | - | 10 | pF |
| Maximum Clock Frequency | f _{MAX} | CL = 15pF | 5 | - | 50 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Note 3,4) | C _{PD} | - | 5 | - | 33 | - | - | - | - | - | pF |

- 3. $\ensuremath{\text{C}_{\text{PD}}}$ is used to determine the dynamic power consumption, per counter.
- $4. \ \ P_D = V_{CC}{}^2 \ f_i \ (C_{PD} + C_L) \ where \ f_i = Input \ Frequency, \ C_L = Output \ Load \ Capacitance, \ V_{CC} = Supply \ Voltage.$





Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 6. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 3. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 7. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS







PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 5962-8995401EA | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD54HC4520F | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD54HC4520F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD74HC4518E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC4518EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC4520E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC4520EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC4520M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4520M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4520M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4520ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4520MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4520MTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT4520EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT4520M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT4520MTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

26-Sep-2005

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated