GeneSiC S E MICONDUCTOR	Die Datasheet	GA05JT06-CAL		
Normally – OFF Silicon Carbide Junction Transistor Features				
 250°C maximum operating temperature Gate Oxide Free SiC switch Exceptional Safe Operating Area Excellent Gain Linearity Temperature Independent Switching Performance 		⊷I ⊢」 ⊳		

- Low Output Capacitance
- Positive Temperature Co-efficient of R_{DS,ON}
- Suitable for connecting an anti-parallel diode

Advantages

- Compatible with Si MOSFET/IGBT gate-drivers
- > 20 µs Short-Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth





G

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit	Notes
Drain – Source Voltage	V _{DS}	$V_{GS} = 0 V$	600	V	
Continuous Drain Current	I _D	T _C = 25°C	15	А	
Continuous Gate Current	I _{GM}		2	А	
Turn-Off Safe Operating Area	RBSOA	T_{VJ} = 250 °C, I _G = 0.25 A, Clamped Inductive Load	$I_{D,max} = 5$ @ $V_{DS} \le V_{DSmax}$	А	
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 250 °C, I _G = 1.5 A, V _{DS} = 200 V, Non Repetitive	> 20	μs	
Reverse Gate – Source Voltage	V _{SG}		30	V	
Reverse Drain – Source Voltage	V _{SD}		25	V	
Storage Temperature	T _{stg}		-55 to 250	°C	

Electrical Characteristics

Baramatar	Symbol	Conditions	Value		Linit	NI-4	
Parameter	Symbol	Conditions	Min.	Typical	Max.	Unit	Notes
On State Characteristics							
Drain – Source On Resistance	R _{DS(ON)}	$\begin{split} I_D &= 5 \text{ A}, \text{T}_j = 25 \ ^\circ\text{C} \\ I_D &= 5 \text{ A}, \text{T}_j = 125 \ ^\circ\text{C} \\ I_D &= 5 \text{ A}, \text{T}_j = 175 \ ^\circ\text{C} \\ I_D &= 5 \text{ A}, \text{T}_j = 225 \ ^\circ\text{C} \end{split}$		240 368 455 620		mΩ	Fig. 5
Gate Forward Voltage	$V_{GS(FWD)}$	I _G = 500 mA, T _j = 25 °C I _G = 500 mA, T _j = 225 °C		3.06 2.79		V	Fig. 4
DC Current Gain	h _{FE}	$ \begin{array}{l} V_{DS}=5 \; V, \; I_{D}=5 \; A, \; T_{j}=25 \; ^{\circ} C \\ V_{DS}=5 \; V, \; I_{D}=5 \; A, \; T_{j}=125 \; ^{\circ} C \\ V_{DS}=5 \; V, \; I_{D}=5 \; A, \; T_{j}=175 \; ^{\circ} C \\ V_{DS}=5 \; V, \; I_{D}=5 \; A, \; T_{j}=225 \; ^{\circ} C \end{array} $		113 79 72 69		_	Fig. 5
Off State Characteristics							
Drain Leakage Current	I _{DSS}	$ \begin{array}{l} {\sf V}_{\sf R} = 600 \; {\sf V}, {\sf V}_{\rm GS} = 0 \; {\sf V}, {\sf T}_{\rm j} = 25 \; ^{\circ}{\rm C} \\ {\sf V}_{\sf R} = 600 \; {\sf V}, {\sf V}_{\rm GS} = 0 \; {\sf V}, {\sf T}_{\rm j} = 125 \; ^{\circ}{\rm C} \\ {\sf V}_{\sf R} = 600 \; {\sf V}, {\sf V}_{\rm GS} = 0 \; {\sf V}, {\sf T}_{\rm j} = 225 \; ^{\circ}{\rm C} \end{array} $		10 50 100	100 500 1000	nA	
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _j = 25 °C		20		nA	



Electrical Characteristics

Baramatar	Symbol Conditions		Value		- Unit	Notes	
Parameter Symbol Co		Conditions	Min.		Max.	Unit	Notes
Capacitance Characteristics							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _D = 300 V, <i>f</i> = 1 MHz		527		pF	Fig. 7
Reverse Transfer/Output Capacitance	C _{rss} /C _{oss}	V _D = 300 V, <i>f</i> = 1 MHz		24		pF	Fig. 7
Output Capacitance Stored Energy	Eoss	V _{GS} = 0 V, V _D = 300 V, <i>f</i> = 1 MHz		1.1		μJ	Fig. 8

Figures




Figure 1: Typical Output Characteristics at 25 °C




Figure 3: Typical Output Characteristics at 225 °C





Figure 2: Typical Output Characteristics at 125 °C






Figure 5: Normalized On-Resistance and Current Gain vs. Temperature




Figure 7: Input, Output, and Reverse Transfer Capacitance

Die Datasheet

GA05JT06-CAL




Figure 6: Typical Blocking Characteristics




Figure 8: Output Capacitance Stored Energy



GA05JT06-CAL Gate Drive Theory of Operation

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 9.




Figure 9: Idealized Gate Current Waveform

Gate Currents, IG,pk/-IG,pk and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G , for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}$$

The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the package and drive circuit. A voltage developed across the parasitic inductance in the source path, L_s , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the $V_{GS,ON}$ level to counter these effects.

A high negative peak current, $-I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with $V_{GS} = 0$ V, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE} , of the device

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D , DC current gain h_{FE} , and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5$$




Mechanical Specifications

Mechanical Parameters

Raster Size	1.57 x 1.57 mm ² 62 x 62 mi
Area total / active	2.46/1.66 mm ² 3820/4271 mi
Thickness	360 µm 14 m
Wafer Size	100 mm 3937 m
Flat Position	0 deg 0 de
Passivation frontside	Polyimide
Pad Metal (Anode)	4000 nm Al
Backside Metal (Cathode)	400 nm Ni + 200 nm Au -system
Die Bond	Electrically conductive glue or solder
Wire Bond	Al ≤ 5 mil (Source) Al ≤ 1 mil (Gate)
Reject ink dot size	Φ ≥ 0.3 mm
	Store in original container, in dry nitrogen,
Recommended storage environment	< 6 months at an ambient temperature of 23 °C

Chip Dimensions:



		mm	mil
DIE	А	1.57	62
DIE	В	1.57	62
SOURCE WIREBONDABLE	С	1.01	40
	D	1.01	40
	E	0.10	4
	F	0.27	11
GATE WIREBONDABLE	G	0.18	7
	Н	0.17	7



Revision History					
Date Revision Comments Supersedes					
2014/08/28	0	Initial release			

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

GeneSiC

SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (<u>http://www.genesicsemi.com/images/hit_sic/baredie/sjt/GA05JT06-CAL_SPICE.pdf</u>) into LTSPICE (version 4) software for simulation of the GA05JT06-CAL.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
*
     $Revision: 1.0
                                  $
     $Date: 26-AUG-2014
*
                                 Ś
*
     GeneSiC Semiconductor Inc.
*
     43670 Trade Center Place Ste. 155
*
*
     Dulles, VA 20166
*
*
     COPYRIGHT (C) 2014 GeneSiC Semiconductor Inc.
*
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
*
 Models accurate up to 2 times rated drain current.
*
.model GA05JT06 NPN
+ IS
          5.0E-47
+ ISE
           1.25E-28
           3.2
+ EG
+ BF
           110
+ BR
          0.55
           200
+ IKF
+ NF
           1
+ NE
          2
           14.5
+ RB
          0.01
+ RE
          0.23
+ RC
+ CJC
           2.16E-10
+ VJC
          3.656
+ MJC
          0.4717
          5.021E-10
+ CJE
          2.95
+ VJE
          0.4867
+ MJE
+ XTI
           3
+ XTB
           -1.0
+ TRC1
           1.050E-2
+ VCEO
          600
+ ICRATING 5
+ MFG
          GeneSiC Semiconductor
* End of GA05JT06 SPICE Model
```