


CEA3055L





March 1998

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 60V , 3.7A , $R_{DS(ON)}=100m\Omega$ @ $V_{GS}=10V$.
 $R_{DS(ON)}=120m\Omega$ @ $V_{GS}=4.5V$.
- High dense cell design for low $R_{DS(ON)}$.
- Rugged and reliable.
- SOT-89 Package.



9

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_J=125^\circ\text{C}$ -Pulsed ^b	I_D	± 3.7	A
	I_{DM}	± 25	A
Drain-Source Diode Forward Current ^a	I_S	2.5	A
Maximum Power Dissipation ^a	P_D	3	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	$R_{\theta JA}$	42	$^\circ\text{C/W}$
------------------------------------------------------	-----------------	----	--------------------

CEA3055L

ELECTRICAL CHARACTERISTICS (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA	60	65		V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.27	2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =3.9A		63	100	mΩ
		V _{GS} =4.5V, I _D =3.7A		83	120	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} =10V, V _{GS} =5V	10			A
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =3.7A	3	9		S
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V f = 1.0MHz		615	800	pF
Output Capacitance	C _{OSS}			190	250	pF
Reverse Transfer Capacitance	C _{RSS}			45	60	pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 25V, I _D = 1A, V _{GEN} = 10V, R _{GEN} = 6Ω		15	20	ns
Rise Time	t _r			18	20	ns
Turn-Off Delay Time	t _{D(OFF)}			40	50	ns
Fall time	t _f			16	20	ns
Total Gate Charge	Q _g	V _{DS} = 40V, I _D = 3.7A, V _{GS} = 10V		9	12	nC
Gate-Source Charge	Q _{gs}			2		nC
Gate-Drain Charge	Q _{gd}			6		nC

CEA3055L

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0V, I_S = 1.5A$		0.78	1.5	V

Notes

- a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.
- b. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.

9




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CEA3055L




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

9

CEA3055L




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

9




Figure 13. Normalized Thermal Transient Impedance Curve