

## ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

### FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 8/10/12/15/20/25/35/70/100 ns (Commercial)
  - 10/12/15/20/25/35/70/100 ns (Industrial)
  - 12/15/20/25/35/45/70/100 ns (Military)
- Low Power Operation
- Output Enable and Dual Chip Enable Control Functions
- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply, 10 µA Typical Current (FT6264L Military)

- Common Data I/O
- Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
  - 28-Pin 300 mil Plastic DIP, SOJ
  - 28-Pin 600 mil Plastic DIP (70 & 100ns)
  - 28-Pin 300 mil SOP (70 & 100ns)
  - 28-Pin 300 mil Ceramic DIP
  - 28-Pin 600 mil Ceramic DIP
  - 28-Pin 350 x 550 mil LCC
  - 32-Pin 450 x 550 mil LCC
  - 28-Pin CERPACK


### DESCRIPTION

The FT6264 is a 65,536-bit ultra high-speed static RAM organised as 8K x 8. The CMOS memory requires no clocks or refreshing and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply. With battery backup, data integrity is maintained with supply voltages down to 2.0V. Current drain is typically 10 µA from a 2.0V supply.


Access times as fast as 8 nanoseconds are available, permitting greatly enhanced system operating speeds.

The FT6264 is available in 28-pin 300 mil DIP and SOJ, 28-pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK. The 70ns and 100ns FT6264s are available in the 600 mil plastic DIP.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATIONS



DIP (P5, P6, C5, C5-1, D5-1, D5-2),  
SOJ (J5), CERPACK (F4), SOP(S6)

SEE PAGE 7 FOR LCC PIN CONFIGURATIONS

**MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
$V_{CC}$	Power Supply Pin with Respect to GND	-0.5 to +7	V
$V_{TERM}$	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to $V_{CC} + 0.5$	V
$T_A$	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
$T_{BIAS}$	Temperature Under Bias	-55 to +125	°C
$T_{STG}$	Storage Temperature	-65 to +150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	50	mA

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade <sup>(2)</sup>	Ambient Temperature	GND	$V_{CC}$
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**CAPACITANCES<sup>(4)</sup>** $V_{CC} = 5.0V, T_A = 25^\circ C, f = 1.0MHz$ 

Symbol	Parameter	Conditions	Typ.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	7	pF

**DC ELECTRICAL CHARACTERISTICS**Over recommended operating temperature and supply voltage<sup>(2)</sup>

Symbol	Parameter	Test Conditions	FT6264		FT6264L		Unit
			Min	Max	Min	Max	
$V_{IH}$	Input High Voltage		2.2	$V_{CC} + 0.5$	2.2	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5 <sup>(3)</sup>	0.8	-0.5 <sup>(3)</sup>	0.8	V
$V_{HC}$	CMOS Input High Voltage		$V_{CC} - 0.2$	$V_{CC} + 0.5$	$V_{CC} - 0.2$	$V_{CC} + 0.5$	V
$V_{LC}$	CMOS Input Low Voltage		-0.5 <sup>(3)</sup>	0.2	-0.5 <sup>(3)</sup>	0.2	V
$V_{CD}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}$		-1.2		-1.2	V
$V_{OL}$	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min.}$		0.4		0.4	V
$V_{OH}$	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min.}$	2.4		2.4		V
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max.}$ Mil.	-10	+10	-5	+5	$\mu A$
		$V_{IN} = \text{GND to } V_{CC}$ Ind./Com'l.	-5	+5	n/a	n/a	
$I_{LO}$	Output Leakage Current	$V_{CC} = \text{Max.}, \overline{CE} = V_{IH}$ Mil.	-10	+10	-5	+5	$\mu A$
		$V_{OUT} = \text{GND to } V_{CC}$ Ind./Com'l.	-5	+5	n/a	n/a	
$I_{SB}$	Standby Power Supply Current (TTL Input Levels)	$\overline{CE}_1 \geq V_{IH}$ or Mil.	—	40	—	40	mA
		$\overline{CE}_2 \leq V_{IL}$ Ind./Com'l.	—	30	—	n/a	
$I_{SB1}$	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE}_1 \geq V_{HC}$ or Mil.	—	25	—	1	mA
		$\overline{CE}_2 \leq V_{LC}$ Ind./Com'l.	—	15	—	n/a	
		$V_{CC} = \text{Max.}, f = \text{Max.}, \text{Outputs Open}$					
		$V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$					

**Notes:**

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Transient inputs with  $V_{IL}$  and  $I_{IL}$  not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- This parameter is sampled and not 100% tested.



### POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-8	-10	-12	-15	-20	-25	-35	45	-70	-100	Unit
I <sub>CC</sub>	Dynamic Operating Current*	Commercial	200	180	170	160	155	150	145	N/A	130	125	mA
		Industrial	N/A	190	180	170	160	155	150	N/A	145	140	mA
		Military	N/A	N/A	180	170	160	155	150	145	145	145	mA

\*V<sub>CC</sub> = 5.5V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V.  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ ,  $\overline{OE} = V_{IH}$

### DATA RETENTION CHARACTERISTICS (FT6264L, Military Temperature Only)


Symbol	Parameter	Test Condition	Min	Typ.*		Max		Unit
				V <sub>CC</sub> = 2.0V	V <sub>CC</sub> = 3.0V	V <sub>CC</sub> = 2.0V	V <sub>CC</sub> = 3.0V	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0					V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE}_1 \geq V_{CC} - 0.2V$ or		10	15	200	300	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$CE_2 \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	0					ns
t <sub>R</sub> <sup>†</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>§</sup>					ns

\*T<sub>A</sub> = +25°C

§t<sub>RC</sub> = Read Cycle Time


†This parameter is guaranteed but not tested.

### DATA RETENTION WAVEFORM




**AC ELECTRICAL CHARACTERISTICS—READ CYCLE** $(V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)<sup>(2)</sup>

Symbol	Parameter	-8		-10		-12		-15		-20		-25		-35		-45		-70		-100		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{RC}$	Read Cycle Time	8		10		12		15		20		25		35		45		70		100		ns
$t_{AA}$	Address Access Time		8		10		12		15		20		25		35		45		70		100	ns
$t_{AC}$	Chip Enable Access Time		8		10		12		15		20		25		35		45		70		100	ns
$t_{OH}$	Output Hold from Address Change	3		3		3		3		3		3		3		3		3		3		ns
$t_{LZ}$	Chip Enable to Output in Low Z	2		2		2		2		2		2		2		2		2		2		ns
$t_{HZ}$	Chip Disable to Output in High Z		5		6		7		8		8		10		15		20		35		45	ns
$t_{OE}$	Output Enable Low to Data Valid		5		6		7		9		10		13		18		20		35		45	ns
$t_{OLZ}$	Output Enable Low to Low Z	2		2		2		2		2		2		2		2		2		2		ns
$t_{OHZ}$	Output Enable High to High Z		5		6		7		9		9		12		15		20		35		45	ns
$t_{PU}$	Chip Enable to Power Up Time	0		0		0		0		0		0		0		0		0		0		ns
$t_{PD}$	Chip Disable to Power Down Time		8		10		12		15		20		20		20		25		35		45	ns


**TIMING WAVEFORM OF READ CYCLE NO. 1 ( $\overline{OE}$  CONTROLLED)<sup>(5)</sup>****Notes:**5.  $\overline{WE}$  is HIGH for READ cycle.6.  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{OE}$  is LOW for READ cycle.7. ADDRESS must be valid prior to, or coincident with  $\overline{CE}_1$  transition LOW and  $\overline{CE}_2$  transition HIGH.8. Transition is measured  $\pm 200$  mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.



### TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)<sup>(5,6)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 3 ( $\overline{CE}_1$ , $CE_2$ CONTROLLED)<sup>(5,7,10)</sup>



**Notes:**

9. READ Cycle Time is measured from the last valid address to the first transitioning address.

10. Transitions caused by a chip enable control have similar delays irrespective of whether  $\overline{CE}_1$  or  $CE_2$  causes them.


### AC CHARACTERISTICS—WRITE CYCLE

( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)<sup>(2)</sup>


Symbol	Parameter	-8		-10		-12		-15		-20		-25		-35		-45		-70		-100		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{WC}$	Write cycle time	8		10		12		15		20		25		35		45		70		100		ns
$t_{CW}$	Chip Enable Time to End of Write	6		7		8		12		15		18		25		33		50		70		ns
$t_{AW}$	Address Valid to End of Write	7		8		10		12		15		18		25		33		50		70		ns
$t_{AS}$	Address Set-up Time	0		0		0		0		0		0		0		0		0		0		ns
$t_{WP}$	Write Pulse Width	7		8		9		12		15		18		20		25		40		50		ns
$t_{AH}$	Address Hold Time	0		0		0		0		0		0		0		0		0		0		ns
$t_{DW}$	Data Valid to End of Write	6		7		8		9		11		13		15		20		30		40		ns
$t_{DH}$	Data Hold Time	0		0		0		0		0		0		0		0		0		0		ns
$t_{WZ}$	Write Enable to Output in High Z		6		7		7		7		8		10		14		18		30		40	ns
$t_{OW}$	Output Active from End of Write	3		3		3		3		3		3		3		3		3		3		ns



### TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{CE}$ CONTROLLED)<sup>(11)</sup>



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CE}$ CONTROLLED)<sup>(11)</sup>



**Notes:**

- 11.  $\overline{CE}_1$  and  $\overline{WE}$  must be LOW, and  $CE_2$  HIGH for WRITE cycle.
- 12.  $\overline{OE}$  is LOW for this WRITE cycle to show  $t_{WZ}$  and  $t_{OW}$ .
- 13. If  $\overline{CE}_1$  goes HIGH, or  $CE_2$  goes LOW, simultaneously with  $\overline{WE}$  HIGH, the output remains in a high impedance state.

- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.



### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

### TRUTH TABLE

Mode	$\overline{CE}_1$	$CE_2$	$\overline{OE}$	$\overline{WE}$	I/O	Power
Standby	H	X	X	X	High Z	Standby
Standby	X	L	X	X	High Z	Standby
$D_{OUT}$ Disabled	L	H	H	H	High Z	Active
Read	L	H	L	H	$D_{OUT}$	Active
Write	L	H	X	L	High Z	Active




Figure 1. Output Load




Figure 2. Thevenin Equivalent


\* including scope and test fixture.

**Note:**

Because of the high speed of the FT6264/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor is also required between  $V_{CC}$  and ground. To avoid signal reflections,


proper termination must be used; for example, a 5 $\Omega$  test environment should be terminated into a 50 $\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 $\Omega$  resistor must be used in series with  $D_{OUT}$  to match 166 $\Omega$  (Thevenin Resistance).

### LCC PIN CONFIGURATIONS





## ORDERING INFORMATION



## SELECTION GUIDE

The FT6264 is available in the following temperature, speed and package options. The FT6264L is available only over the military temperature range.

Temperature Range	Package	Speed (ns)									
		8	10	12	15	20	25	35	45	70	100
Commercial	Plastic DIP (300 mil)	-8PC	-10PC	-12PC	-15PC	-20PC	-25PC	-35PC	N/A	N/A	N/A
	Plastic DIP (600 mil)	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-70P6C	-100P6C
	Plastic SOJ	-8JC	-10JC	-12JC	-15JC	-20JC	-25JC	-35JC	N/A	N/A	N/A
	Plastic SOP	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-70SNC	-100SNC
Industrial	Plastic DIP (300 mil)	N/A	-10PI	-12PI	-15PI	-20PI	-25PI	-35PI	N/A	N/A	N/A
	Plastic DIP (600 mil)	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-70P6I	-100P6I
	Plastic SOJ	N/A	-10JI	-12JI	-15JI	-20JI	-25JI	-35JI	N/A	N/A	N/A
	Plastic SOP	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-70SNI	-100SNI

N/A = Not available



### SELECTION GUIDE (continued)

Temperature Range	Package	Speed (ns)									
		8	10	12	15	20	25	35	45	70	100
Military Temperature	Side Brazed DIP	N/A	N/A	-12CM	-15CM	-20CM	-25CM	-35CM	-45CM	-70CM	-100CM
	CERDIP (300 mil)	N/A	N/A	-12DM	-15DM	-20DM	-25DM	-35DM	-45DM	-70DM	-100DM
	CERDIP (600 mil)	N/A	N/A	-12DWM	-15DWM	-20DWM	-25DWM	-35DWM	-45DWM	-70DWM	-100DWM
	CERPACK	N/A	N/A	-12FM	-15FM	-20FM	-25FM	-35FM	-45FM	-70FM	-100FM
	28-Pin LCC	N/A	N/A	-12LM	-15LM	-20LM	-25LM	-35LM	-45LM	-70LM	-100LM
	28-Pin LCC **	N/A	N/A	-12LSM	-15LSM	-20LSM	-25LSM	-35LSM	-45LSM	-70LSM	-100LSM
	32-Pin LCC	N/A	N/A	-12L32M	-15L32M	-20L32M	-25L32M	-35L32M	-45L32M	-70L32M	-100L32M
Military Processed *	Side Brazed DIP	N/A	N/A	-12CMB	-15CMB	-20CMB	-25CMB	-35CMB	-45CMB	-70CMB	-100CMB
	CERDIP (300 mil)	N/A	N/A	-12DMB	-15DMB	-20DMB	-25DMB	-35DMB	-45DMB	-70DMB	-100DMB
	CERDIP (600 mil)	N/A	N/A	-12DWMB	-15DWMB	-20DWMB	-25DWMB	-35DWMB	-45DWMB	-70DWMB	-100DWMB
	CERPACK	N/A	N/A	-12FMB	-15FMB	-20FMB	-25FMB	-35FMB	-45FMB	-70FMB	-100FMB
	28-Pin LCC	N/A	N/A	-12LMB	-15LMB	-20LMB	-25LMB	-35LMB	-45LMB	-70LMB	-100LMB
	28-Pin LCC **	N/A	N/A	-12LSMB	-15LSMB	-20LSMB	-25LSMB	-35LSMB	-45LSMB	-70LSMB	-100LSMB
	32-Pin LCC	N/A	N/A	-12L32MB	-15L32MB	-20L32MB	-25L32MB	-35L32MB	-45L32MB	-70L32MB	-100L32MB

\* Military temperature range with MIL-STD-883 M5004


\*\* SPECIAL PINOUT

N/A = Not available




Pkg #	<b>C5</b>	
# Pins	28 (300 mil)	
Symbol	<b>Min</b>	<b>Max</b>
A	-	0.225
b	0.014	0.026
b2	0.045	0.065
C	0.008	0.018
D	-	1.485
E	0.240	0.310
eA	0.300 BSC	
e	0.100 BSC	
L	0.125	0.200
Q	0.015	0.070
S1	0.005	-
S2	0.005	-

**SIDE BRAZED DUAL IN-LINE PACKAGE (300 mils)**



Pkg #	<b>C5-1</b>	
# Pins	28 (600 mil)	
Symbol	<b>Min</b>	<b>Max</b>
A	-	0.232
b	0.014	0.026
b2	0.045	0.065
C	0.008	0.018
D	-	1.490
E	0.500	0.610
eA	0.600 BSC	
e	0.100 BSC	
L	0.125	0.200
Q	0.015	0.060
S1	0.005	-
S2	0.005	-


**SIDE BRAZED DUAL IN-LINE PACKAGE (600 mils)**






Pkg #	D5-1	
# Pins	28 (600 mil)	
Symbol	Min	Max
A	-	0.232
b	0.014	0.026
b2	0.045	0.065
C	0.008	0.018
D	-	1.490
E	0.500	0.610
eA	0.600 BSC	
e	0.100 BSC	
L	0.125	0.200
Q	0.015	0.060
S1	0.005	-
$\alpha$	0°	15°

### CERDIP DUAL IN-LINE PACKAGE



Pkg #	D5-2	
# Pins	28 (300 mil)	
Symbol	Min	Max
A	-	0.225
b	0.014	0.026
b2	0.045	0.065
C	0.008	0.018
D	-	1.485
E	0.240	0.310
eA	0.300 BSC	
e	0.100 BSC	
L	0.125	0.200
Q	0.015	0.060
S1	0.005	-
$\alpha$	0°	15°


### CERDIP DUAL IN-LINE PACKAGE






Pkg #	F4	
# Pins	28	
Symbol	Min	Max
A	0.060	0.090
b	0.015	0.022
c	0.004	0.009
D	-	0.730
E	0.330	0.380
e	0.050 BSC	
k	0.005	0.018
L	0.250	0.370
Q	0.026	0.045
S	-	0.085
S1	0.005	-

**CERPACK CERAMIC FLAT PACKAGE**




Pkg #	J5	
# Pins	28 (300 mil)	
Symbol	Min	Max
A	0.120	0.148
A1	0.078	-
b	0.014	0.020
C	0.007	0.011
D	0.700	0.730
e	0.050 BSC	
E	0.335 BSC	
E1	0.292	0.300
E2	0.267 BSC	
Q	0.025	-

**SOJ SMALL OUTLINE IC PACKAGE**




MSL Level: 3






Pkg #	L5	
# Pins	28	
Symbol	Min	Max
A	0.060	0.075
A1	0.050	0.065
B1	0.022	0.028
D	0.342	0.358
D1	0.200 BSC	
D2	0.100 BSC	
D3	-	0.358
E	0.540	0.560
E1	0.400 BSC	
E2	0.200 BSC	
E3	-	0.558
e	0.050 BSC	
h	0.040 REF	
j	0.020 REF	
L	0.045	0.055
L1	0.045	0.055
L2	0.075	0.095
ND	5	
NE	9	

**RECTANGULAR LEADLESS CHIP CARRIER**



Pkg #	L6	
# Pins	32	
Symbol	Min	Max
A	0.060	0.075
A1	0.050	0.065
B1	0.022	0.028
D	0.442	0.458
D1	0.300 BSC	
D2	0.150 BSC	
D3	-	0.458
E	0.540	0.560
E1	0.400 BSC	
E2	0.200 BSC	
E3	-	0.558
e	0.050 BSC	
h	0.040 REF	
j	0.020 REF	
L	0.045	0.055
L1	0.045	0.055
L2	0.075	0.095
ND	7	
NE	9	

**RECTANGULAR LEADLESS CHIP CARRIER**






Pkg #	<b>P5</b>	
# Pins	28 (300 mil)	
Symbol	<b>Min</b>	<b>Max</b>
A	-	0.210
A1	-	-
b	0.014	0.023
b2	0.045	0.070
C	0.008	0.014
D	1.345	1.400
E1	0.270	0.300
E	0.300	0.380
e	0.100 BSC	
eB	-	0.430
L	0.115	0.150
$\alpha$	0°	15°

MSL Level: 3


### PLASTIC DUAL IN-LINE PACKAGE (300 mils)



Pkg #	<b>P6</b>	
# Pins	28 (600 mil)	
Symbol	<b>Min</b>	<b>Max</b>
A	0.090	0.200
A1	0.000	0.070
b	0.014	0.020
b2	0.015	0.065
C	0.008	0.012
D	1.380	1.480
E1	0.485	0.550
E	0.600	0.625
e	0.100 BSC	
eB	0.600 TYP	
L	0.100	0.200
$\alpha$	0°	15°

MSL Level: 3


### PLASTIC DUAL IN-LINE PACKAGE (600 mils)






Pkg #	<b>L5</b>	
# Pins	28	
Symbol	<b>Min</b>	<b>Max</b>
A	0.060	0.075
A1	0.050	0.065
B1	0.022	0.028
D	0.342	0.358
D1	0.200 BSC	
D2	0.100 BSC	
D3	-	0.358
E	0.540	0.560
E1	0.400 BSC	
E2	0.200 BSC	
E3	-	0.558
e	0.050 BSC	
h	0.040 REF	
j	0.020 REF	
L	0.045	0.055
L1	0.045	0.055
L2	0.075	0.095
ND	5	
NE	9	

**RECTANGULAR LEADLESS CHIP CARRIER**



Pkg #	<b>L6</b>	
# Pins	32	
Symbol	<b>Min</b>	<b>Max</b>
A	0.060	0.075
A1	0.050	0.065
B1	0.022	0.028
D	0.442	0.458
D1	0.300 BSC	
D2	0.150 BSC	
D3	-	0.458
E	0.540	0.560
E1	0.400 BSC	
E2	0.200 BSC	
E3	-	0.558
e	0.050 BSC	
h	0.040 REF	
j	0.020 REF	
L	0.045	0.055
L1	0.045	0.055
L2	0.075	0.095
ND	7	
NE	9	

**RECTANGULAR LEADLESS CHIP CARRIER**





Ashley Crt, Henley,  
Marlborough, Wilts, SN8 3RH UK  
**Tel: +44(0)1264 731200**  
**Fax: +44(0)1264 731444**  
E-mail

[sales@forcetechnologies.co.uk](mailto:sales@forcetechnologies.co.uk)

[www.forcetechnologies.co.uk](http://www.forcetechnologies.co.uk)

Unless otherwise stated in this SCD/Data sheet, Force Technologies Ltd reserve the right to make changes, without notice, in the products, including circuits, cells and/or software, described or contained herein in order to improve design and/or performance. Force Technologies resumes no responsibility or liability for the use of any of these products, conveys no licence or any title under patent, copyright, or mask work to these products, and makes no representation or warranties that that these products are free from patent, copyright or mask work infringement, unless otherwise specified.

**Life Support Applications**

Force Technologies products are not designed for use in life support appliances, devices or systems where malfunction of a Force Technologies product can reasonably be expected to result in a personal injury. Force Technologies customers using or selling Force Technologies products for use in such applications do so at their own risk and agree to fully indemnify Force Technologies for any damages resulting from such improper use or sale.

All trademarks acknowledged

Copyright Force Technologies Ltd 2034

