

RS2259

Second-Side Regulation Current Mode PWM Power Switcher

General Description

RS2259 combines a dedicated current mode PWM controller with a high voltage power MOSFET. It is optimized for high performance, low standby power, and cost effective off-line flyback converter applications in sub 27W range.

RS2259 offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), VDD over voltage clamp and under voltage lockout (UVLO). Excellent EMI performance is achieved with Orister proprietary frequency Jiggling technique together with soft switching control at the totem pole gate drive output. The tone energy at below 20KHz is minimized in the design and audio noise is eliminated during operation. RS2259 is offered in DIP-8 package.


Features

- Power on Soft Start Reducing MOSFET V_{DS} Stress
- Frequency Jiggling to reduce EMI
- Burst Mode Control For Improved Efficiency and Minimum Standby power Design
- Audio Noise Free Operation
- Fixed 50KHz Switching Frequency
- Internal Synchronized Slope Compensation
- Low V_{DD} Startup Current and Low Operating Current
- Leading Edge Blanking on Current Sense Input
- Good Protection Coverage With Auto Self-Recovery
 - V_{DD} Over Voltage Clamp and Under Voltage Lockout with Hysteresis (UVLO)
 - Line Input Compensated Cycle-by-Cycle Over-current Threshold Setting For Constant Output Power Limiting Over Universal Input Voltage Range
 - Overload Protection (OLP)
 - Over Voltage Protection (OVP)
- DIP-8 Package
- RoHS Compliant and 100% Lead (Pb)-Free and Green (Halogen Free with Commercial Standard)

Applications

- Battery Charger
- Digital Cameras and camcorder Adaptor
- PDA power supplies
- VCR, SVR, STB, DVD & DVCD Player SMPS
- Set-Top Box (STB) Power
- Auxiliary Power Supply for PC and Server
- Open-frame SMPS

Application Circuits






This integrated circuit can be damaged by ESD. Orister Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Pin Assignment

DIP-8




PACKAGE	PIN	SYMBOL	DESCRIPTION
DIP-8	1	VDDG	Internal Gate Driver Power Supply Pin
	2	VDD	DC Power Supply Input Pin
	3	FB	Feedback input Pin. The PWM duty cycle is determined by voltage level into this pin and the current-sense signal at Pin 4
	4	SENSE	Current Sense Input Pin
	5, 6	DRAIN	HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the transformer
	7, 8	GND	Ground Pin

Ordering Information

DEVICE	DEVICE CODE
RS2259 Y Z	<p>Y is package designator : P: DIP-8</p> <p>Z is Lead Free designator : P: Commercial Standard, Lead (Pb) Free and Phosphorous (P) Free Package G: Green (Halogen Free with Commercial Standard)</p>

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Ratings	Units
Drain Voltage (off state)	V_{DRAIN}	-0.3 to 650	V
VDD Voltage	V_{DD}	-0.3 to 30	V
VDDG Input Voltage	V_{DDG_IN}	-03 to 30	V
VDD Clamp Continuous Current	I_{VDD_CLAMP}	10	mA
FB Input Voltage	V_{FB_IN}	-0.3 to 7	V
Sense Input Voltage	V_{SENSE_IN}	-0.3 to 7	V
Operating Ambient Temperature	T_{OPR}	-40 to +85	°C
Storage Temperature	T_{STG}	-55 to +150	°C
Lead Temperature (soldering, 10sec)	-	+260	°C
ESD Voltage Protection, Human Body Model	-	2	KV
ESD Voltage Protection, Machine Model	-	200	V

NOTE:

1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and function operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. Caution: Stress above the listed absolute maximum rating may cause permanent damage to the device. * HBM B: 2000V to 3999V

Output Power Table

DIP-8 Package	
230VAC ±15%	85 to 265VAC
Open Frame ^(Note)	Open Frame ^(Note)
28W	24W

Notes: Maximum practical continuous power in an open frame design with sufficient drain pattern as a heat sink, at 50 °C ambient.

Electrical Characteristics ($T_A=25^\circ\text{C}$, $V_{DD}=16\text{V}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
Supply Voltage (V_{DD})						
I_{startup}	V_{DD} Start up Current	$V_{DD}=14.5\text{V}$, Measure Leakage current into V_{DD}	-	3.0	20	μA
I_{VDD}	Operation Current	$V_{FB}=3\text{V}$	-	2.0	-	mA
UVLO(ON)	V_{DD} Under Voltage Lockout Enter	-	14.2	15.8	16.0	V
UVLO(OFF)	V_{DD} Under Voltage Lockout Exit(Recovery)	-	8.5	9.0	9.5	V
OVP(ON)	Over voltage protection voltage	CS=0V, FB=3V Ramp up V_{DD} until gate clock is off	27.0	28.5	30.0	V
V_{DD_CLAMP}	V_{DD} Zener clamp Voltage	$I_{DD}=10\text{mA}$	-	30	-	V
Feedback Input Section(FB pin)						
V_{FB_OPEN}	V_{FB} Open Loop Voltage	-	5.4	5.6	6.0	V
I_{FB_SHORT}	FB pin short circuit current	Short FB pin to GND and measure current	-	1.55	-	mA
V_{TH_OD}	Zero Duty Cycle FB Threshold Voltage	-	-	0.8	-	V
V_{TH_PL}	Power Limiting FB Threshold Voltage	-	-	3.7	-	V
T_{D_PL}	Power Limiting Debounce Time	-	-	50	-	ms
Z_{FB_IN}	Input Impedance	-	-	4	-	K Ω
Current Sense Input(Sense Pin)						
$T_{\text{SOFTSTART}}$	Soft start time	-	-	4	-	ms
T_{BLANKING}	Leading edge blanking time	-	-	300	-	ns
$Z_{\text{SENSE_IN}}$	Input Impedance	-	-	40	-	K Ω
T_{D_OC}	Over Current Detection and Control Delay	From Over Current Occurs till the Gate drive output start to turn off	-	120	-	ns
V_{TH_OC}	Internal Current Limiting Threshold Voltage	FB=3.3V	0.76	0.8	0.82	V
Oscillator						
F_{OSC}	Normal Oscillation Frequency	-	45	50	55	KHz
ΔF_{TEMP}	Frequency Temperature Stability	-	-	5	-	%
ΔF_{VDD}	Frequency Voltage Stability	-	-	5	-	%
D_{MAX}	Maximum duty cycle	FB=3.3V, CS=0V	70	80	90	%
F_{BURST}	Burst Mode Base Frequency	-	-	22	-	KHz
Power MOSFET Section						
$B_{V_{DSS}}$	MOSFET Drain Source Breakdown Voltage	-	-	650	-	V
$R_{DS(ON)}$	Static Drain to Source On Resistance	$V_{GS}=10\text{V}$, $I_{DS}=1\text{A}$	-	2.0	2.5	Ω
Frequency						
ΔF_{VDD}	Frequency Modulation range /Base frequency	-	-4	-	4	%

Detail Description

The RS2259 is a low power off-line SMPS Switcher optimized for off-line flyback converter applications in sub 10W power range. The burst mode control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

Startup Current and Start up Control

Startup current of RS2259 is designed to be very low so that V_{DD} could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application. For AC/DC adaptor with universal input range design, a $2M\Omega$, $1/8W$ startup resistor could be used together with a V_{DD} capacitor to provide a fast startup and yet low power dissipation design solution.

Operation current

The Operation current of RS2259 is low at 2mA. Good efficient is achieved with RS2259 low operating current together with the 'Extended burst mode' control features.

Soft Start

RS2259 features an internal 4 ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as V_{DD} reaches UVLO(OFF), the peak current is gradually increased from nearly zero to the maximum level of 0.77V. Every restart up is followed by a soft start.

Frequency Jiggling Mode for EMI improvement

The frequency Jiggling Mode (switching frequency modulation) is implemented in RS2259. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

Extended Burst Mode Operation

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at no load or light load condition. The switch frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below burst mode threshold level and device enters Burst Mode control. The Gate drive output switches only when V_{DD} voltage drops below a preset level and FB input is active to output an on state to minimize the switching loss and reduce the standby power consumption to the greatest extend.

The switching frequency control also eliminates the audio noise at any loading conditions.

Oscillator Operation

The switching frequency of RS2259 is internally fixed at 50 KHz. No external frequency setting components are required for PCB design simplification.

Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in RS2259 current mode PWM control. The switch current is detected by sense resistor into the sense pin. An internal leading edge blank circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of internal power MOSFET so that the external RC filtering on sense input is no longer needed. The current limiting comparator is disabled and cannot turn off the internal power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Drive

The internal power MOSFET in RS2259 is driven by a dedicated gate driver for power switch control. Too weak the gate driving strength results in higher conduction and switch loss of MOSFET while too strong gate drive results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between V_{DD} and V_{DDG} , the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

Protection Controls


Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP) and over voltage clamp, Under Voltage Lockout on VDD (UVLO).

With Orister Proprietary technology, the OCP is line voltage compensated to achieve constant output power limit over the universal input voltage range.

At overload condition when FB input voltage exceeds power limit threshold value for more than T_{D_PL} , control circuit reacts to shut down the switcher. Switcher restarts when V_{DD} voltage drops below UVLO limit.

V_{DD} is supplied by transformer auxiliary winding output. It is clamped when V_{DD} is higher than 30V. The output of RS2259 is shut down when V_{DD} drops below UVLO(ON) limit and Switcher enters power on start-up sequence thereafter.

DIP-8 Dimension




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001.

Soldering Methods for Orister's Products

1. Storage environment: Temperature=10°C~35°C Humidity=65%±15%
2. Reflow soldering of surface-mount devices

Figure 1: Temperature profile



Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T_L to T_P)	<3°C/sec	<3°C/sec
Preheat		
- Temperature Min (T_{Smin})	100°C	150°C
- Temperature Max (T_{Smax})	150°C	200°C
- Time (min to max) (t_s)	60~120 sec	60~180 sec
T_{Smax} to T_L		
- Ramp-up Rate	<3°C/sec	<3°C/sec
Time maintained above:		
- Temperature (T_L)	183°C	217°C
- Time (t_L)	60~150 sec	60~150 sec
Peak Temperature (T_P)	240°C +0/-5°C	260°C +0/-5°C
Time within 5°C of actual Peak Temperature (t_p)	10~30 sec	20~40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25°C to Peak Temperature	<6 minutes	<8 minutes

3. Flow (wave) soldering (solder dipping)

Products	Peak temperature	Dipping time
Pb devices.	245°C ±5°C	5sec ±1sec
Pb-Free devices.	260°C +0/-5°C	5sec ±1sec

Important Notice:**© Orister Corporation**

Orister cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an Orister product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

Orister reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in Orister's terms and conditions of sale, Orister assumes no liability whatsoever, and Orister disclaims any express or implied warranty relating to the sale and/or use of Orister products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent Orister deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

Orister and the Orister logo are trademarks of Orister Corporation. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.