

GaAs Broadband Low Phase Noise Amplifier

APM-6848


1. Device Overview

1.1 General Description

The APM-6848 is an integrated 2-stage broadband, low phase noise LO driver amplifier designed to provide a saturated +20 dBm output power from a 0-4 dBm input power with low DC power consumption. This amplifier uses GaAs HBT technology for low phase noise, and is optimized to provide enough power to drive the LO port of an S-diode mixer from 2 GHz to 20 GHz or of an H or L diode mixer from 2 GHz to 32 GHz. This amplifier can be operated with a variety of bias conditions for both low power and high-power applications.



PA Module



Bare Die


1.2 Features

- -165 dBc/Hz phase noise at 10 kHz offset frequency
- +21 dBm output power
- +23 dB gain
- Low DC power consumption
- Positive-only biasing
- No sequencing required
- Unconditionally stable
- S-parameter files: <u>APM-6848CH.s2p</u>
- Integrated DC blocks No bias-tees or off-chip blocking required

1.3 Applications

- Mobile test and measurement equipment
- Radar and satellite communications
- 5G Transceivers
- Driver amplifier for S, H, and L diode mixers
- Suitable as a T3 driver

1.4 Functional Block Diagram



1.5 Part Ordering Options¹

Part Number	Description	Package	Green Status	Product Lifecycle	Export Classification
APM-6848CH	Wire Bondable Die	Bare Die	RoHS	Active	EAR99
APM-6848PA	Connectorized Module	PA	RoHS	Active	EAR99

¹ Refer to our <u>website</u> for a list of definitions for terminology presented in this table.



Table of Contents

1.	Device Overview	. 1
	1.1 General Description	1
	1.2 Features	1
	1.3 Applications	1
	1.4 Functional Block Diagram	1
	1.5 Part Ordering Options	1
	APM-6848 Port Configurations and unctions	. 3
	2.1 APM-6848CH Port Diagram	. 3
	2.2 APM-6848CH Port Functions	. 4
	2.3 APM-6848PA Port Diagram	. 5
	2.4 APM-6848PA Port Functions	. 5
3.	Specifications	. 6
	3.1 Absolute Maximum Ratings	. 6
	3.2 Package Information	. 6

	3.3 Recommended Operating Conditions.
	3.4 Sequencing Requirements
	3.5 Electrical Specifications
	3.6 APM-6848CH Typical Performance Plots
	3.7 APM-6848PA Typical Performance Plots
	3.9 Time Domain Plots13
4	. Application Information
	4.1 APM-6848CH Application Circuit 13
	4.2 Gain and Power Control14
5	. Mechanical Data15
	5.1 APM-6848CH Outline Drawing 15
	5.2 APM-6848PA Package Outline Drawing15

Revision History


Revision Code	Revision Date	Comment		
-	October 2019	Datasheet Initial Release		
Α	January 2020	Revised Min. Psat/SSG Spec,		
	odridal y EOEO	Added Time Domain Plots		
В	July 2020	Revised Max Operating		
В	odly 2020	Temperature		
С	July 2020	Updated Thermal Resistance		
П	October 2020	Updated Thermal Specs, Updated		
	October 2020	Min Specs		
F	December 2020	Updated Performance Plots to		
	December 2020	Adhere to Max Input Power Spec		



2. APM-6848 Port Configurations and Functions

2.1 APM-6848CH Port Diagram

A port diagram of the APM-6848CH is shown below.






2.2 APM-6848CH Port Functions

Port	Function	Description	Equivalent Circuit for Package
RF In	RF Input	This is the RF Input port of the amplifier die. It is internally DC blocked and RF matched to 50 Ω . RF input pad is GSG with 175 μ m pitch.	RF In □──
VC1	Collector Supply Port 1	Pad VC1 is the DC voltage supply pad for the 1 st stage of the amplifier IC. See section 3.6 for performance at different bias conditions.	VCI 🗸
VC2	Collector Supply Port 2	Pad VC2 is the DC voltage supply pad to the 2 nd stage of the amplifier IC. Larger VC voltage will result in larger power consumption and larger power output. See section 3.6 for performance at different bias conditions.	VC2 🖯
VB1	Base Supply Port 1	Pad VB1 is the DC voltage supply pad for a current mirror which controls the collector current of the 1 st stage (Ic1). Larger voltages result in a higher current draw through pad VC1, effectively functioning as a gain control pin for the 1 st stage of the amplifier. See section 3.6 for performance at different bias conditions.	VBI D
VB2	Base Supply Port 2	Pad VB2 is the DC voltage supply pad for a current mirror which controls the collector current of the 2 nd stage (lc2). Larger voltages result in a higher current draw through pad VC2, effectively functioning as a gain control pin for the 2 nd stage of the amplifier. See section 3.6 for performance at different bias conditions.	VB2 Q
RF Out	RF Output	This is the RF Output port of the amplifier die. It is internally DC blocked and RF matched to 50 Ω. RF output pad is GSG with 175 μm pitch. Must have less than 7:1 VSWR when operating with voltage larger than 5V on VC1 or VC2.	F Out
GND	Ground	Backside of the IC must be connected to a DC/RF ground with high thermal and electrical conductivity.	GND ↓



2.3 APM-6848PA Port Diagram

A port diagram of the APM-6848PA is shown below.



2.4 APM-6848PA Port Functions

Port	Function	Description	Equivalent Circuit for Package
RF In	RF Input	This is the RF input port of the amplifier. It is internally DC blocked and RF matched to 50 Ω .	RF In □→ - }
VC	Collector Supply	Port VC is the DC voltage supply port for both stages of the 2-stage amplifier. The VC port in the PA module internally connects to both VC1 and VC2 of the IC described in section 2.2 of this datasheet	VC 7
VB	Base Supply	Port VB is the DC voltage supply port for current mirrors which controls the collector current supplied to the 2 amplifier stages. Larger voltages result in a higher current draw through port VC, effectively functioning as a gain control pin. The VB port in the PA module internally connects to both VB1 and VB2 of the IC described in section 2.2 of this datasheet	VB O
RF Out	RF Output	This is the RF output port of the amplifier. It is internally DC blocked and RF matched to 50 Ω. Must have less than 7:1 VSWR when operating with voltage larger than 5V on port VC.	RF Out
GND	Ground	Housing or outside of the coaxial cables must be connected to a DC/RF ground potential with high thermal and electrical conductivity.	GND ↓



3. Specifications

3.1 Absolute Maximum Ratings

The Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. If these limits are exceeded, the device may become inoperable or have a reduced lifetime.

Parameter	Maximum Rating	Units
Collector Positive Bias Voltage (VC, VC1, VC2)	7	V
Positive Bias Current (Ic1) ²	90	mA
Positive Bias Current (Ic2) ²	90	mA
Current Mirror Positive Bias Voltage (VB, VB1, VB2)	7	V
Current Mirror Positive Bias Current (lb, lb1+lb2)	8	mA
RF Input Power	+5	dBm
Output Load VSWR	7:1	-
Operating Temperature	-40 to +85	°C
Storage Temperature	-65 to +150	°C
Thermal Resistance, θ_{JC}	53	°C/W
Max Junction Temperature for MTTF >1E6 Hours:	125	°C

3.2 Package Information

Parameter	Details	Rating
ESD	Human Body Model (HBM), per MIL-STD-750, Method 1020	TBD
Weight	APM-6848PA	14.7g

-

² Maximum positive DC collector current into each collector biasing pin



3.3 Recommended Operating Conditions

The Recommended Operating Conditions indicate the limits, inside which the device should be operated, to guarantee the performance given in Electrical Specifications Operating outside these limits may not necessarily cause damage to the device, but the performance may degrade outside the limits of the electrical specifications. For limits, above which damage may occur, see Absolute Maximum Ratings.

	Min	Nominal	Max ³	Units
T _A , Ambient Temperature	-40	+25	+85	°C
Positive DC Voltage (VC1)	+3	+5	+6	V
Positive DC Current (Ic1)	8	21	40	mA
Positive DC Voltage (VC2)	+3	+5	+6	V
Positive DC Current (Ic2)	8	21	40	mA
Positive DC Current Mirror Voltage (VB1)	+3	+5	+6	V
Positive DC Current Mirror Current (lb1)	0.9	2	2.6	mA
Positive DC Current Mirror Voltage (VB2)	+3	+5	+6	V
Positive DC Current Mirror Voltage (lb2)	0.9	2	2.6	mA

3.4 Sequencing Requirements

There is no sequencing required to power up or power down the amplifier.

Amplifier must have an output load connected when operating with a VC, VC1, or VC2 voltage larger than +5V.

-

³ Maximum recommended operating current conditions without RF input applied. Please see typical performance plots on page 12 for relationship between RF input power and DC current draw.



3.5 Electrical Specifications⁴

The electrical specifications apply at $T_A=+25^{\circ}C$ in a 50Ω system.

Min and Max limits apply only to our connectorized units and are guaranteed at $T_A=+25^{\circ}C$. Die are 100% DC tested and RF tested on a per lot basis

lot basis Parameter	Test	Frequency	Min	Typical	Units
1 di dilicoci	Conditions				Offico
	5V/5V	2 GHz – 20 GHz	+19	+21	
Saturated Output Power	bias, +4 dBm Input Power	20 GHz – 29 GHz		+18	dBm
Cmall Cianal Cain		2 GHz – 20 GHz	19	23	
Small Signal Gain		20 GHz – 29 GHz		21	
Innut Datum Laga		2 GHz – 20 GHz		11	
Input Return Loss	5V/5V	20 GHz – 29 GHz		9	
Outrout Datum Lane	bias,	2 GHz – 20 GHz		15	1
Output Return Loss	-25 dBm	20 GHz – 29 GHz		7	dB
Noise Figure	Input Power	2 GHz – 26.5 GHz		6	
Reverse Isolation		2 GHz-29 GHz		65	
	5V/4V	-		27	
Collector Current ⁵ , Ic	5V/5V	-		43	
•	5V/6V	-		67	mA
Current Mirror Current,	5V/4V	-		2.9	
Ib	5V/5V	-		4	
10	5V/6V	-		5.2	
Input IP3 (IIP3)	5V/5V bias, -25 dBm	2 GHz – 29 GHz		+0.5	
Output IP3 (OIP3)	Input Power	2 GHz – 29 GHz		+21	dBm
0	5V/5V	2 GHz – 20 GHz		+19	
Output P _{1dB}	bias	20 GHz – 29 GHz		+13	
Input Power for	5V/5V	2 GHz – 29 GHz		+4	dBm
Saturation	bias			+4	UDIII
Phase Noise @ 10 kHz Offset	5V/5V bias, +9 dBm Input power	4 GHz		-165	dBc/Hz


 $^{^4}$ All Specifications and performance shown with VC1 = VC2 and VB1 = VB2


_


 $^{^{5}}$ Bias conditions for Ic and Ib tested with no RF input power. See section 3.6 for DC current vs. RF power. Bias conditions presented as VC/VB.





3.6 APM-6848CH Typical Performance Plots
















































3.7 APM-6848PA Typical Performance Plots⁶





 $^{^6}$ Phase Noise Plots taken above maximum recommended input power for MTTF >1E6 hours. Input powers greater than +5 dBm can result in MTTF <1E6 hours.
























3.9 Time Domain Plots⁷






4. Application Information

4.1 APM-6848CH Application Circuit

Below is the recommended application circuit for the APM-6848CH.



-

 $^{^{\}rm 7}$ Fast rise time is desirable for linear T3 mixer operation.



4.2 Gain and Power Control

The APM-6848 is a 2-stage amplifier integrated on a single IC. In the APM-6848PA module, VB1 & VB2 and VC1 & VC2 are connected internally for user convenience. However, in the APM-6848CH bare die, the user has some freedom to operate the 2 amplifier stages independently for their application-specific needs. Please refer to section 2.2 to see the function of each pad on the APM-6848CH, and refer to the gain and Psat plots in sections 3.6 and 3.7 to see how bandwidth, saturated output power, and gain profile change for various bias conditions.


Generally, the gain of the first stage and second stage of the amplifier can be controlled by adjusting VB1 and VB2 respectively. Increasing the voltage applied to a VB pad increases the current drawn into the corresponding amplifier stage, which strongly correlates to the gain of that stage, and some difference to the output power of that stage. Increasing the voltage on a VC pad generally increases the linearity, maximum output power, and DC power consumption of the corresponding amplifier stage.

In the case where a user wants to drive the LO port of a mixer from an initial LO power of +5 dBm at 10 GHz, the user could apply 5V at all 4 DC ports and see an output power of +21.5 dBm and an overall power consumption of about 1 watt (the amplifier stages pull more DC current as the gain compresses in a high input power condition). Alternatively, the user could apply 3.5 V -4 V to VB1 and VC1, and 6V to VB2 and VC2 and see an output power of 22.5 dBm with very little difference in the overall power consumption. For applications with a strict power budget and performance requirements, optimizing the bias conditions of the amplifier can be a useful tool for the system designer.



5. Mechanical Data

5.1 APM-6848CH Outline Drawing



5.2 APM-6848PA Package Outline Drawing

