ADVANCE DATA SHEET

AC205

2.5V 10/100-TX 5-Port Repeater with Integrated Bridge

GENERAL DESCRIPTION

The AC205 is an unmanaged 5-port 10/100Mbps repeater with an integrated bridge. The AC205 provides a low cost and integrated solution for unmanaged repeater applications.

The AC205 is a Class II Repeater. The device provides five 10/100 Mbps copper media ports. The AC205 also provides one selectable MII/7-wire interface. The MII/7-wire interface can be connected to a MAC.

The AC205 provides 10/100 Mbps auto-negotiation and parallel detection for all ports. In addition, the option to configure each transceiver port via EEPROM interface is available. The AC205 provides two internal repeater state machines, one operating at 10 Mbps and the other at 100 Mbps. Once the technology is set, the device automatically connects each port to the appropriate repeater segment.

The AC205 integrates repeater and bridge technologies with “store and forward” forwarding mechanisms.

FEATURES

- Low power (<1A total current consumption when used with 1.25;1 transformer) five port 10/100 Mbps repeater with built-in bridge function.
- MDC/MDIO for control/status of transceiver components.
- Five integrated 10/100 Mbps IEEE 802.3u compliant transceivers.
- Fully integrated adaptive equalizer provides phase/amplitude compensation for various cable lengths up to 30dB @ 100MHz.
- Patent-pending DC restoration technique reduces offset/baseline wander.
- IEEE 802.3u-compliant auto-negotiation.
- Unique scrambler seed for all port for better EMI.
- Supports media independent interface (MII) or 7-wire interface to connect to MAC.
- Non-blocking 10/100M bridge with MAC. One segment of a bridge is fixed to 100 Mbps while the other segment can be configured for 10 or 100 Mbps.
- Bridge functions include:
  - Embedded 32K bytes memory for address table and packet buffer.
  - Local MAC address filtering.
  - XOR hashing scheme.
  - Short routing decision time.
  - Forwarding schemes: store-and-forward.
  - Address table up to 1K entries.
- Programmable LED display for activity, link, speed, partition, utilization, and collision rate.
- Advanced power management includes:
  - Each transceiver port can be turned off independently.
  - Standby mode, which reduces power when the port is not connected.
- Low power 2.5V 0.25µm CMOS implementation with 100-pin QFP package.
- Input Tolerance to 3.3V




Figure 1: Functional Block Diagram

16215 Alton Parkway • P.O. Box 57013 • Irvine, California 92619-7013 • Phone: 949-450-8700 • Fax: 949-450-8710

REVISION HISTORY

Revision	*Date*	*Change Description*
AC205-DS00-R	10/9/00	Initial release
AC205-DS01-R	02/08/01	• Changed “DGND” pin #25 to #24 in Table 12, Power and Ground. • Updated text in “Scrambler” subsection of “Functional Description” to read that “When the BT Control register 23.11 is set to 1 the data scrambling function is disabled, the 5-bit data stream is clocked directly to the device’s PMA sublayer.” • Updated Section 4, “Electrical Characteristics”, and Section 5, Digital Timing Characteristics. • Added new Section 6, “Mechanical Information”, outlining packaging specifications. • Updated Digital Input Voltage from “-0.5V to Vcc” to “-0.5V to 3.3V” in Section 4, Electrical Characteristics. • Updated LED Timing Information. • Updated Figure 1. • Removed Table 6, MII-A (Media Independent Interface) Pins. • Updated Table 14, No Connects, to include pins 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17. • Updated “Functional Description” on page 1. • Various text changes.
AC205-DS02-R	06/19/01	• Updated Figure 4, LED Display Matrix. • Updated Table 1, LED Connections. • Updated Table 12, Power and Ground. • Updated Table 14, Register Set. • Updated Table 18, Bridge Control Register. • Updated Table 27, BT Control Register. • Updated Table 36, LED Effect with Partition/Isolation Event. • Updated Table 42, EEPROM.
AC205-DS03-R	09/21/01	• Updated Table 12, ”Power and Ground,” on page 15
AC205-DS04-R	06/07/02	• Various edits
AC205-DS05-405-R	07/08/02	• Various edits

Altima Communications, Inc.
A Broadcom Company
P.O. Box 57013
16215 Alton Parkway
Irvine, California 92619-7013

© 2002 Altima Communicaitons, Inc.

All rights reserved
Printed in the U.S.A.

Broadcom®, the pulse logo®, and QAMLink® are registered trademarks of Broadcom Corporation and/or its subsidiaries in the United States and certain other countries. All other trademarks are the property of their respective owners.

This data sheet (including, without limitation, the Broadcom component(s) identified herein) is not designed, intended, or certified for use in any military, nuclear, medical, mass transportation, aviation, navigations, pollution control, hazardous substances management, or other high risk application. BROADCOM PROVIDES THIS DATA SHEET "AS-IS", WITHOUT WARRANTY OF ANY KIND. BROADCOM DISCLAIMS ALL WARRANTIES, EXPRESSED AND IMPLIED, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT.

TABLE OF CONTENTS

Cover Page

General Description

Features

Section 1: Functional Description 1

Functional Description 1

Clocks, Reset and Power Management Functions 1

Transceiver and Transmit Function 1

MII 1

Scrambler 2

Parallel to Serial and NRZ – NRZI to MLT-3 Conversion 2

Multimode Transmit Driver 2

PLL Clock Synthesizer 2

Receive Function 3

Adaptive Equalizer 3

Link Monitor 3

Baseline Wander Compensation 3

Clock/Data Recovery 4

Decoder/Descrambler 4

Auto-Negotiation and Miscellaneous Functions 4

Parallel Detection 4

Carrier Sense/RXDV for MII Port Only 5

Cable Length Monitor 5

Bridge Function 5

MII Interface 5

Address Recognition 5

Reset and Restart 5

Media Access Control 5

Initialization and Setup 6

Hardware Configuration 6

Software Configuration 6

LEDs 6

Addressing Algorithm, Routing, Learning and Aging 7

Address Table 7
Address Recognition 7
Routing Decision 8
Learning Process 8
Aging Time 8
Forwarding Scheme 9
Bridge Buffer Management and Queues 9

Section 2: Pins 11

Pin Descriptions 11
LED Display/Configuration/PROM Interface 14

Section 3: Register Descriptions 17

Register Description 17
PHY Port Status Register 18
Initial Device Configuration Register 18
Bridge Configuration Register 19

PHY Registers 20
PHY Configuration Register 20
PHY Status Register 21
PHY Identifier 1 Register 22
PHY Identifier 2 Register 22
Auto-Negotiation Advertisement Register 22
Auto-Negotiation Link Partner Ability Register 23
Auto-Negotiation Expansion Register 23
Auto-Negotiation Next Page Transmit Register 23
PHY 10BaseT Configuration Register 24
PHY Interrupt Control/Status Register 25
Diagnostic Register 25
Cable Length Register 26
Receive Error Count 26
Power Management Register 27
Transceiver Mode Register 27
CRC for Recent Received Packet 28

Test and LED Effect Register 28
LED Effect with Partition/Isolation Event 28

LED Effect with Link Event 28
LED Effect with Activity (CRS) Event 29
LED Effect with Auto-Negotiating Event 29
LED Effect with Speed100 Event 29
LED Register Control Mode 30
EEPROM Table 30
4B/5B Code-Group Table 31
LED Display Matrix 32

Section 4: Electrical Characteristics 33
Absolute Maximum Ratings 33
Operating Range 33
REFCLK Pins 34
I/O Characteristics – LED/CFG Pins 34
100 BASE-TX Transceiver Characteristics 35
10 BASE-T Transceiver Characteristics 35

Section 5: Digital Timing Characteristics 37
Power on Reset 37
7-Wire Input Timing 38
7-Wire Output Timing 39
100BASE-TX MII Input Timing 40
100BASE-TX MII Output Timing 41
10BASE-TX MII Input Timing 42
10BASE-TX MII Output Timing 43
EEPROM Interface Timing 44
LED Timing 45
TX Application Termination 46

Section 6: Mechanical Information 47

Section 7: Ordering Information 49

LIST OF FIGURES

Figure 1: Functional Block Diagram ..... Cover Page
Figure 2: Exclusive or Hashing Algortithm 8
Figure 3: Address Learning and Recognition 8
Figure 4: Basic Memory Management Concept 9
Figure 5: LED Display Matrix 32
Figure 6: Power on Reset 37
Figure 7: 7-Wire Input Timing 38
Figure 8: 7-Wire Output Timing 39
Figure 9: 100BASE-TX MII Input Timing 40
Figure 10: 100BASE-TX MII Output Timing 41
Figure 11: 10BASE-TX MII Input Timing 42
Figure 12: 10BASE-TX MII Output Timing 43
Figure 13: EEPROM Interface Timing 44
Figure 14: LED Timing 45
Figure 15: Application Termination 46
Figure 16: 100-pin PQFP 47

LIST OF TABLES

Table 1: LED Connections 6
Table 2: Content of Address Lookup Table 7
Table 3: Embedded Memory Structure 9
Table 4: MDI (Media Dependent Interface) Pins (TX) 11
Table 5: MII-B (Media Independent) Pins 12
Table 6: 7-wire (Serial Network Interface) Pins 13
Table 7: EEPROM Interface 13
Table 8: MDC/MDIO Interface 13
Table 9: LED Pins 14
Table 10: Configuration and Set-up 14
Table 11: Clock Reset 15
Table 12: Power and Ground 15
Table 13: No Connects 15
Table 14: Register Set 17
Table 15: PHY Port Status Register 18
Table 16: PHY Port Status 18
Table 17: Initial Device Configuration Register 18
Table 18: Bridge Configuration Register 19
Table 19: PHY Configuration Register 0 20
Table 20: PHY Status Register 1 21
Table 21: PHY Identifier 1 Register 22
Table 22: PHY Identifier 2 Register 22
Table 23: Auto-Negotiation Advertisement Register 22
Table 24: Auto-Negotiation Link Partner Ability Register 23
Table 25: Register 6: Auto-Negotiation Expansion Register 23
Table 26: Auto-Negotiation Next Page Transmit Register 23
Table 27: PHY 10BaseT Configuration Register 24
Table 28: PHY Interrupt Control/Status Register 25
Table 29: Diagnostic Register 25
Table 30: Cable Length Register 26
Table 31: Receive Error Count 26
Table 32: Power Management Register 27
Table 33: Transceiver Mode Register 27

Table 34: CRC for Recent Received Packet 28
Table 35: LED Effect with Partition/Isolation Event 28
Table 36: LED Effect with Link Event 28
Table 37: LED Effect with Activity (CRS) Event 29
Table 38: LED Effect with Auto-Negotiating Event 29
Table 39: LED Effect with Speed100 Event 29
Table 40: LED Register Control Mode 30
Table 41: EEPROM 30
Table 42: 4B/5B Code-Group Table 31
Table 43: Total Power Consumption 33
Table 44: TTL I/O Characteristics 33
Table 45: REFCLK Pins 34
Table 46: I/O Characteristics – LED/CFG Pins 34
Table 47: 100 BASE-TX Transceiver Characteristics 35
Table 48: 10 BASE-T Transceiver Characteristics 35
Table 49: Power on Reset 37
Table 50: 7-Wire Input Timing 38
Table 51: 7-Wire Output Timing 39
Table 52: 100BASE-TX MII Input Timing 40
Table 53: 100BASE-TX MII Output Timing 41
Table 54: 10BASE-TX MII Input Timing 42
Table 55: 10BASE-TX MII Output Timing 43
Table 56: EEPROM Interface Timing 44
Table 57: LED Timing 45
Table 58: Package Dimensions for the AC205 47

Section 1: Functional Description

FUNCTIONAL DESCRIPTION

The AC205 is an unmanaged 10/100Mbps repeater with integrated bridge function. The device provides five 10/100BASE-TX twisted pair interface ports and one MII interface. The MII interface can be selected as 7-wire and can be used to connect to a MAC. The AC205 also includes a built-in 2-segments bridge for 10/100Mbps connection. The AC205 provides the highest integration chip solution for dual speed hub system. The result is ultra low power consumption that consumes less than 1A maximum when all ports are running 100BASE-TX full-speed. The built-in power management function powers down the individual transceiver ports when not used (no cable detected) which further drives down the power consumption and improves long-term reliability.

CLOCKS, RESET AND POWER MANAGEMENT FUNCTIONS

The AC205 requires a single 25 MHz clock signal at the CLK input pin. An internal PLL generates all of the clock frequencies needed by the device from the single clock input.

The **AC205** can be reset in two ways:

1 During initial power on.

2 Hardware reset: A logic low signal of 10 μs pulse width applies to RST pin.

During reset, all mode pins latch in, the internal address table is initialized, and the internal state machine is reset to known states. At the completion of the reset sequence, all ports are enabled for frame reception and transmission.

AC205 offers the following power management:

- Power down mode: This can be achieved by writing to register 0.11 plus port based address. For example, port 1 has a based address of Hex 00. During power down, the device is able to respond through the MDC/MDIO interface.
- Energy detects mode: The device powers down all of the unused circuitry when the cable is not installed. The Energy Detect (ED) circuit stays on to monitor incoming signals from the media. The MDC/MDIO interface is turned on to response to any access transaction. The transmit circuit sends out a link pulse with minimum power consumption. If a valid signal is received from the media, the device is powered up and resumes normal transmit/receive operation.

TRANSCEIVER AND TRANSMIT FUNCTION

In 100BASE-TX mode, the Transceiver transmits MLT-3 signal to the cable via isolation transformer. MLT-3 data is a three level signal data. This data is scrambled when transmitted to the media. The MLT-3 data is synchronous to the 25 MHz clock.

In 10BASE-T mode, Manchester code is generated by the 10Base-T core logic, which synthesizes through the output waveshaping driver. This helps reduce any EMI emission, which eliminates the need for an external filter.

MII

The MII interface is for direct connection of an external device to the repeater. The transmit data on the MII interface is 4-bit nibbles at 25/2.5 MHz rate. This MII interface is connected to the repeater via the MII TXD lines. The external device asserts TX_EN during transmission, or forces an error in the encoded data using TX_ER.

SCRAMBLER

In 100BASE-TX mode, the internal 5-bit transmit data stream is scrambled as defined by the TP-PMD Stream Cipher function in order to reduce radiated emissions on the twisted pair cable. The scrambler encodes a plain text NRZ bit stream using a key stream periodic sequence of 2047 bits generated by the recursive linear function:

X [n] = X [n-11] + X [n-9] (modulo 2)

The scrambler reduces peak emissions by randomly spreading the signal energy over the transmit frequency range, thus eliminating peaks at a single frequency. EMI emission can be further reduced by assigning a unique scrambled seed to each port. When the BT Control register 23.11 is set to 1 the data scrambling function is disabled, the 5-bit data stream is clocked directly to the device's PMA sublayer.

PARALLEL TO SERIAL AND NRZ – NRZI TO MLT-3 CONVERSION

The internal 5-bit NRZ data is clocked into transceiver's shift register with a 25 MHz clock, and clocked out with a 125 MHz clock to convert it into a serial bit stream. Both clocks are generated by an on-chip clock synthesizer, and they are in sync to each other. The serialized data is further converted from NRZ to NRZI format, which produces a transition on every logic 1 and no transition on logic 0. To further reduce EMI emission, the NRZI data is converted to MLT-3 signal. The effect offers a 3 dB to 6 dB reduction in EMI emissions over an un-converted NRZI signals, thus increases the output signals' margin of operating within the FCC Class B limit.

When there is a transition occurring in NRZI data, there is a corresponding transition for MLT-3 data. For NRZI data, it changes the count up/down direction after every single transition. For MLT-3 data, it changes the count up/down direction after every two transitions. The NRZI to MLT-3 data conversion is implemented without reference to the bit timing or clock information. The conversion requires detecting transition of the incoming NRZI data and set up the count up/down direction for the MLT-3 data. Asserting FX_SEL high bypasses this encoding.

MULTIMODE TRANSMIT DRIVER

The multimode driver transmits MLT-3 coded signal in 100BASE-TX mode and Manchester coded signal in 10BASE-T mode.

The slew rate of the transmitted MLT-3 signal can be controlled to eliminate high frequency EMI component. The MLT-3 signal after the magnetic has a typical rise/fall time of approximately 4 ns, which is within the target range specified in the ANSI TP- PMD standard.

In 10BASE-T mode, high frequency pre-emphasis is performed which extends the cable-driving distance without the need of an external filter. FLP/NLP also drive out through the 10BASe-T driver. The 10BASE-T and 100BASE-TX transmit signals are multiplexed to the transmit output driver. This arrangement results in using the same external transformer for both the 10BASE-T and the 100BASE-TX. The driver output level is set by a built-in bandgap reference and an external resistor connected to the RIBB output pin. The resistor sets the output current for all modes of operation. Each of the TXOP/N outputs is an open drain device which has a source resistance of 10 Ω maximum and a current rating of 40 mA for the 2 V_{p-p} MLT-3 signal, 100 mA for 5V_{p-p} Manchester signal when used 1:1 transformer.

PLL CLOCK SYNTHESIZER

The Transceiver also includes on-chip PLL clock synthesizer that generates a 125MHz and a 25MHz clock for the 100BASE-TX or a 100MHz and 20MHz clock for the 10BASE-T and Auto-Negotiation operations. The PLL clock generator uses a fully differential VCO cell that induces a very low jitter. The Zero Dead Zone Phase Detection method implemented in this design provides excellent phase tracking. A charge pump with charge sharing compensation is also included to further reduce jitter at different loop filter voltages. On-chip loop filter eliminates the need for external components and avoids external noise pickup. Only one external 25MHz crystal or a signal source is required as a reference clock.

RECEIVE FUNCTION

In 100BASE-TX mode, the receive function implements the reverse order function in the transmit path. It includes a receiver with adaptive equalization and DC restoration, MLT-3 to NRZI conversion, data and clock recovery at 125MHz, NRZI to NRZ conversion, Serial-to-Parallel conversion, de-scrambling, and 5B to 4B decoding. The receiver circuit starts with a DC bias for the differential RX+/- inputs, follows with a low-pass filter to filter out high frequency noise from the transmission channel media. An energy detect circuit is also added to determine whether there is any signal energy on the media. This is useful in the power-saving mode. The amplification ratio and slicer threshold is set by the on-chip bandgap reference.

In 10BASE-T mode, signal first passes through a 3rd order lowpass filter, which filters all the noise from the cable, board, and transformer. This eliminates the need for a 10BASE-T external filter. A Manchester decoder and a Serial-to Parallel follows to generate the 4-bit data in MII mode.

ADAPTIVE EQUALIZER

Each of the eight transceivers is designed to accommodate for maximum cable length of 150 meters UTP CAT5 cable. A 150 meters of UTP CAT-5 cable, such as AT&T 1061, has an attenuation of 31 dB at 100 MHz. A typical attenuation of a 100-meter cable is 20 dB. The worst case attenuation is around 24-26 dB defined by TP-PMD.

The amplitude and phase distortion from the cable causes inter-symbol interference (ISI) which makes clock and data recovery impossible. Adaptive equalizer is done by matching the inverse transfer function of the twist-pair cable. This is a variable equalizer that changes its equalizer frequency response in accordance to cable length. The cable length is estimated based on comparisons of incoming signal strength against some the known cable characteristics. The equalizer has a monotonically frequency response, and tunes itself automatically for any cable length to compensate for the amplitude and phase distortion incurred from the cable.

LINK MONITOR

Signal levels are detected through a squelch detection circuitry. A signal detect (SD) circuit follows the equalizer and is asserted high when the peak detector detects a post-equalized signal with peak to ground voltage level larger than 400 mV. This is approximately 40% of a normal signal voltage level. In addition, the energy level must be sustained longer than 2~3 μs in order for the signal detects be asserted. It gets de-asserted approximately 1~2 μs after the energy level is consistently less than 300 mV from peak to ground.

In 100BASE-TX mode, when no signal or invalid signal is detected on the receive pair, the link monitor enters in the link fail state where only scrambled idle code is transmitted. When a valid signal is detected for a minimum period of time, the link monitor enters a link pass state and transmit and receive functions are entered.

In 10BASe-T mode, a link-pulse detection circuit constantly monitors the RXIP/RXIN pins for the presence of valid link pulses.

BASELINE WANDER COMPENSATION

The 100BASE-TX data stream is not always DC balanced. The transformer blocks the DC component of the incoming signal, thus the DC offset of the differential receives inputs can wander. The shift in the signal levels, coupled with non-zero rise and fall times of the serial stream can cause pulse-width distortion, creating jitter and possible increases in error rates. Therefore, a DC restoration circuit is needed to compensate for the attenuation of DC component. The Transceiver implemented is a patent-pending DC restoration circuit, unlike the traditional implementation; it does not need the feedback information from the slicer and clock recovery. This not only simplifies the system/circuit design but also eliminates any random/systematic offset on the receive path. In 10BASE-T mode, the baseline wander correction circuit is not required and is bypassed.

CLOCK/DATA RECOVERY

The equalized MLT-3 signal passes through a slicer circuit that converts to NRZI format. The transceiver uses a mixed-signal phase locked loop (PLL) to extract clock information of the incoming NRZI data. The extracted clock is used to re-time the data stream and set the data boundaries. The transmit clock is locked to the 25MHz clock input while the receive clock is locked to the incoming data streams. When initial lock is achieved, the PLL switches to lock to the data stream, extracts a 125MHz clock and uses that for bit framing to recover data. The recovered 125MHz clock is also used to generate an internal 25MHz RX_CLK. The PLL requires no external components for its operation and has high noise immunity and low jitter. It provides fast phase align (lock) to data in one transition and its data/clock acquisition time after power-on is less than 60 transitions. The PLL can maintain lock on run-lengths of up to 60 data bits in the absence of signal transitions. When no valid data is present, i.e. when the SD is de-asserted, the PLL switches back to lock with TX_CLK, and provides a continuously running RX_CLK.

DECODER/DESCRAMBLER

The descrambler detects the state of the transmit Linear Feedback Shift Register (LFSR) by looking for a sequence representing consecutive idle codes. The descrambler acquires lock with the data stream by recognizing IDLE bursts of 30 or more bits and locking to its de-ciphering Linear Feedback Shift Register (LFSR).

Once lock is acquired, the device operates with the inter-packet-gap (IPG) as low as 40 ns. Before lock occurs, the de-scrambler requires a minimum of 720 nS of idle in between packet in order to acquire lock.

The deciphering logic also tracks the number of consecutive receive errors detected while RX_DV is asserted. Once the error counter exceeds its limit (currently set to 64 consecutive errors), the logic assumes that lock has been lost, and the de-cipher circuit resets itself. The process of regaining lock begins again.

Stream cipher de-scrambler is not used in 10BASE-T mode.

AUTO-NEGOTIATION AND MISCELLANEOUS FUNCTIONS

Each of the Transceiver contains the ability to negotiate its mode of operation over the twisted pair using the auto-negotiation mechanism defined in the clause 28 IEEE 802.3u specification. Auto-negotiation may be disabled by software via EEPROM. The Transceiver automatically chooses its mode of operation by detecting the incoming signal.

During auto-negotiation, the auto-negotiation advertisement register is sent to its link partner through a series of fast link pulse (FLP). When auto-negotiation enabled, Transceiver sends FLP during the following conditions: a) power on, b) link loss, and c) restart command. At the same time, the device monitors incoming data to determine its mode of operation. Parallel detection circuit is enabled as soon as 10BASE-T idle or 100Base-TX idle is detected. The mode of operation is configured based on the technology of the incoming signal. When the device receives a burst of FLP from its link partner with 3 identical link code words (ignoring acknowledge bit), it stores these code words in the auto-negotiation link partner ability register and waits for the next 3 identical code word. Once the device detects the second code word, it configures itself to the highest technology that is common to both ends. The technology priorities are 1) 100BASE-TX, half-duplex, 2) 10BASE-T half-duplex. Once auto-negotiation is complete, the status register reflects the actual speed that was chosen.

PARALLEL DETECTION

The Transceiver also checks for 10BASE-T NLP or 100BASE-TX idle symbols. If either is detected, the device automatically configures to match the detected operating speed in half-duplex mode. This ability allows the device to communicate with legacy 10BASE-T and 100BASE-TX systems.

CARRIER SENSE/RXDV FOR MII PORT ONLY

Carrier sense is asserted asynchronously on the CRS pins as soon as activity is detected on the receive data stream. RX_DV is asserted as soon as a valid SSD (Start-of-Stream Delimiter) is detected. Carrier sense and RX_DV are de-asserted synchronously upon detection of a valid end of stream delimiter or two consecutive idle code groups in the receive data stream. If carrier sense is asserted and a valid SSD is not detected immediately, RX_ER is asserted instead of RX_DV.

In 10BASe-T mode, carrier sense is asserted asynchronously on the CRS pin when valid preamble activity is detected on the RXIP/RXIN pins. In half duplex mode, the CRS is activated during transmit and receive of data.

CABLE LENGTH MONITOR

AC205 can also detect the length of the cable and display the result in the interrupt control/status register, i.e., 0000 stands for < 10m cable used, 0001 stands for ~ 10 meter of cable, 1111 stands for 150 meter cable. It detects the proper connectivity of the cable and helps to manage the cable distribution.

BRIDGE FUNCTION

MII INTERFACE

The bridge supports MII for 10/100Mbps. Port 0 of bridge can support either 10 or 100, while port 1 supports only at 100 Mbps. Refer to the mode pin table to configure port 0.

FORWARDING SCHEME

The bridge supports the store-and-forward scheme only. It does not support cut-through-forward. With store-and-forward, the incoming packet should be completely received to the buffer without error before it can be sent out.

ADDRESS RECOGNITION

The self-learning bridge function is based on source address field of packets. The bridge uses the XOR hashing algorithm to address look-up table. Programmable aging time and fast aging control is supported.

RESET AND RESTART

At power on, the bridge initially goes to SRAM self-test mode. It generates 8 patterns to evaluate SRAM status.

MEDIA ACCESS CONTROL

The bridge MAC complies with certain IEEE 802.3 MAC protocols such as frame formatting and collision handling but does not generate CRC codes. It generates a 56-bit preamble and start of frame delimiter while a packet is sending. In half duplex mode, the device listens before transmitting, to prevent traffic jam. During collision, a packet is retransmitted at a random time.

INITIALIZATION AND SETUP

HARDWARE CONFIGURATION

Several different states of operation can be chosen through hardware configuration. External pins may be pulled high or low at reset time. The combination of high and low values determines the power on state of the device.

Many of these pins are multi-function pins which change their meaning when reset ends.

SOFTWARE CONFIGURATION

Several different states of transceiver operation may be chosen through the MDC/MDIO interface. Refer to Section 3 ”Register Descriptions”.

LEDS

Using an LED display matrix with a refresh technique, only 14 pins are required to drive up to 48 LEDs with unique information. On, Off, and Flash states are used to indicate different information. With a reduced number of signals, the LED display is easier to route on the board, and less costly. The active-low LED data is driven out of LED_D[0:7] pins for each port and the corresponding LED functions are LED_LN[5:0] pin. Refer to”LED Display/Configuration/PROM Interface” and ”LED Display Matrix” for the details.

The AC205 supports 2 LEDs per port. The following table describes how each of the LED is connected.

Signals LED_D[2:6] are indicators of port 1 through 5. Signals LED_LN[0:5] are events driven of port 1 through 5.

Table 1: LED Connections

Signals	***Events***	***Descriptions***								
LED_LN[0]	Link Status/Activity	Active low indicates 100M link is good. Blinking indicates 100M activity.								
LED_LN[1]	Speed/Partition	Active low indicates 10M link is good. Blinking indicates 10M activity.								
LED_LN[2]	Display utilization on bridge segment A (100 Mbps)	LED_LN[2] is active low, indicating 100M utilization. Utilization indicator is not per port basis, but rather per segment basis. The LED_D[0:7] indicates percentage of utilization.								
		LED_D[0:7]	7	6	5	4	3	2	1	0
		Percent Util.	non	non	85 %	65 %	45 %	25 %	12 %	1%
LED_LN[3]	Display utilization on bridge segment B (10 Mbps)	LED_LN[3] is active low, indicating 10M utilization. Utilization indicator is not per port basis, but rather per segment basis. The LED_D[0:7] indicates percentage of utilization.								
		LED_D[0:7]	7	6	5	4	3	2	1	0
		Percent Util.	non	non	non	65 %	45 %	25 %	12 %	1%

Table 1: LED Connections (Cont.)

Signals	*Events*	*Descriptions*							
LED_LN[4]	Display collision on bridge segment A (100 Mbps)	LED_LN[4] is active low, indicating collision. Collision indicator is not per port basis, but rather per segment basis. The LED_D[1:7] indicates percentage of collision. However, LED_D0 only indicates collision occurrence.							
		LED_D[0:7]	7	6	5	4	3	2	1	0
		Percent Col.	66 %	32 %	16 %	8%	4%	2%	1%	Col.
LED_LN[5]	Display collision on bridge segment B (10 Mbps)	LED_LN[5] is active low, indicating collision. Collision indicator is not per port basis, but rather per segment basis. The LED_D[1:7] indicates percentage of collision. However, LED_D0 only indicates collision occurrence.							
		LED_D[0:7]	7	6	5	4	3	2	1	0
		Percent Col.	66 %	32 %	16 %	8%	4%	2%	1%	Col.

ADDRESSING ALGORITHM, ROUTING, LEARNING AND AGING

ADDRESS TABLE

The address table can store up to 1K entries and each entry consists of 48-bit MAC address, 8-bit port identifier, 1-bit indication flag and 6-bit aging timer.

Table 2: Content of Address Lookup Table

3130				**0**
V	Timer	Port#	MAC#1	MAC#2
MAC#3		MAC#4	MAC#5	MAC#6

Bit 30: Entry valid / empty indication, 1: valid entry, 0: empty entry.

Bit 29-24: Aging timer.

Bit 23-16: Port number

ADDRESS RECOGNITION

The exclusive or addressing algorithm is used for address lookup table addressing. Refer to Figure 2.




Figure 2: Exclusive or Hashing Algortithm

The final address of address lookup table is the hashed address[9:0].

ROUTING DECISION

If a record is empty, the packet is broadcast and treated as an unknown frame. Otherwise, the record is read, and compared with the current DA. If two addresses are the same, the port number is decided, and the packet is forwarded to the assigned port. If address collision occurred, different MAC address, the incoming packet is considered an unknown packet.

LEARNING PROCESS

The address learning process is composed of the SA packets and the addressing algorithm described above. The bridge checks each incoming packets integrity and buffers availability. If a packet is error-free and the buffer is available, the SA/port number pair of the packet is written into the address lookup table. Figure 3 describes the general operations of address learning and recognition.




Figure 3: Address Learning and Recognition

AGING TIME

The bridge automatically examines the status of address lookup table. The round robin speed and checking timer are dependent on the aging time. The bridge aging time is set at 300 seconds. When the aging timer is started after power on, the bridge guaranties that free spaces can be released from occupied address entries.

FORWARDING SCHEME

The store-and-forward algorithm is used. The incoming packet has to be completely stored in the buffer and verified error-free before forwarding operations take place.

BRIDGE BUFFER MANAGEMENT AND QUEUES

The bridge buffering management continues to store received packets into memory. The buffer size for 100M port is 16K bytes, and 8K bytes for 10M port.




Figure 4: Basic Memory Management Concept

The bridge uses the six pointers to control per port buffer status. Start Address point is the beginning of memory address for each port and the End Address point is the last address of memory for each port. The Read/Write and shadow Read/Write pointers are dynamically changed depending on the current outgoing and incoming packets in the storage. If the Write pointer reaches the Read pointer and the size between write and read pointers is smaller than 2K bytes, buffer is full. On the other hand, when read/write pointers are equal, the buffer is empty.

Table 3: Embedded Memory Structure

	31	**0**
0x0000 0x07FF	2k x 32 for address lookup table	
0x0800	4k x 32 for 100M Bridge Port	
0x17FF		
0x1800 0x1FFF	2k x 32 for 10M Bridge Port	

Section 2: Pins

PIN DESCRIPTIONS

Many of these device pins have multiple functions. The separate descriptions of each pin are listed in the proper sections. Designers must assure that they have identified all modes of operation prior to final design.

The pin assignment shown below and in the pin description table are subjected to change without notice. The user is advised to contact Altima Communications Inc. before implementing any design based on the information provided in this data sheet.

Signals types:

I = Input

O = Output

Z = High impedance

U = Pull up with 10k ohm

D = Pull down with 10k ohm

S = Schimitt Trigger

A = Analog signal

P = Power

G = Ground

* = Active Low Signal

Table 4: MDI (Media Dependent Interface) Pins (TX)

Pin Name	*Pin #*	*Type*	*Description*
RXIP_4	75	AI	Receiver Input Positive for both 10BASE-T and 100BASE-TX.
RXIP_3	74	AI	
RXIP_2	63	AI	
RXIP_1	62	AI	
RXIP_0	51	AI	
RXIN_4	76	AI	Receiver Input Negative for both 10BASE-T and 100BASE-TX.
RXIN_3	73	AI	
RXIN_2	64	AI	
RXIN_1	61	AI	
RXIN_0	52	AI	
TXOP_4	78	AO	Transmitter Output Positive for both 10BASE-T and 100BASE-TX.
TXOP_3	71	AO	
TXOP_2	66	AO	
TXOP_1	59	AO	
TXOP_0	54	AO	

Table 4: MDI (Media Dependent Interface) Pins (TX) (Cont.)

Pin Name	Pin #	Type	Description
TXON_4	79	AO	Transmitter Output Negative for both 10Base-T and 100Base-TX.
TXON_3	70	AO	
TXON_2	67	AO	
TXON_1	58	AO	
TXON_0	55	AO	

Table 5: MII-B (Media Independent) Pins

Pin Name	Pin #	Type	Description
MIIB_TXD3	36	I,D	MII Transmit Data. The MAC will source MIIB_TXD[3:0] synchronous with MIIB_TXCLK when MIIB_TXEN is asserted.
MIIB_TXD2	35		
MIIB_TXD1	34		
MIIB_TXD0	33		
MIIB_TXCLK	25	O,D,S	MII Transmit Clock. Continuous (25MHz/2.5MHz) clock output used by MAC to synchronize MIIB_TXEN, MIIB_TXD[3:0], and MIIB_TXER.
MIIB_TXEN	32	I,D	MII Transmit Enable. Indicates MAC has presented valid data on the MIIB_TXD[3:0].
MIIB_RXD3/MIIB_SPDSEL	30	I/O,U	MII Receive Data. The Phy will source MIIB_RXD[3:0] synchronous with MIIB_RXCLK when MIIB_RXDV is asserted. After power on, the MIIB_SPDSEL is latched for port speed selection. 1=100Mb, 0=10Mb
MIIB_RXD2/MODE3	29	I/O,D	
MIIB_RXD1/TP125	28	I/O,U	
MIIB_RXD0	27	O,U	
MIIB_RXCLK	23	O,D,S	MII Transmit Clock. Continuous (25MHz/2.5MHz) clock output used by MAC to synchronize MIIB_RXDV, MIIB_RXD[3:0], and MIIB_RXER.
MIIB_RXDV	20	O,D	MII Receive Data-Valid. Phy has presented valid recovered on the MIIB_RXD[3:0].
MIIB_CRS	21	O,D	MII Carrier Sense. Active when carrier has been sensed.
MIIB_RXER	26	O,D	MII Receive Error. Indicates Phy has received invalid symbol data.
MIIB_COL	22	O,D	MII Collision Detection. Active when collision is detected.

Table 6: 7-wire (Serial Network Interface) Pins

Pin Name	Pin #	Type	Description
SNI_TXD (MIIB_TXD0)	33	I,D	Serial Transmit Data. The MAC will source SNI_TXD synchronous with SNI_TXCLK when SNI_TXEN is asserted.
SNI_TXCLK (MIIB_TXCLK)	25	O	Serial Transmit Clock. Continuous (10MHz) clock output used by MAC to synchronize SNI_TXEN and SNI_TXD.
SNI_TXEN (MIIB_TXEN)	32	I,D	Serial Transmit Enable. Indicates MAC has presented valid data on the SNI_TXD.
SNI_RXD (MIIB_RXD0)	27	O	Serial Receive Data. The Phy will source SNI_RXD synchronous with SNI_RXCLK when SNI_CRS is asserted.
SNI_RXCLK (MIIB_RXCLK)	23	O	Serial Receive Clock. Continuous (10MHz) clock output used by MAC to synchronize SNI_CRS and SNI_RXD.
SNI_CRS (MIIB_CRS)	21	O	Serial Carrier Sense. Active when carrier has been sensed.
SNI_COL (MIIB_COL)	22	O	Serial Collision Detection. Active when collision is detected.

Table 7: EEPROM Interface

Pin Name	Pin #	Type	Description
PROM_CS	99	O	PROM chip select. Connected to Chip Select pin of 93C46 serial EEPROM
PROM_CLK (LED_D[6])	96	O	PROM Clock. Connected to CLK pin of 93C46 serial EEPROM
PROM_OUT (LED_D[5])	95	O	PROM Data Out. Connected to Data_In pin of 93C46 serial EEPROM
PROM_IN (LED_D[7])	97	I,D	PROM Data In. Connected to Data_Out pin of 93C46 serial EEPROM

Table 8: MDC/MDIO Interface

Pin Name	Pin #	Type	Description
MDC (PROM_CS)	99	I,U	Clock signal between the external device and PHY registers for communication synchronization
MDIO	100	I/O,D	Data Input/Output. It is a bi-directional data interface used by the external device to access internal PHY registers within the AC205. The pin has internal pull-down register.

LED DISPLAY/CONFIGURATION/PROM INTERFACE

The LED pins are shared with reset-read configuration pins, test pins and EEPROM interface. The value applied on the reset-read pins is only valid at the end of the reset cycle. The EEPROM interface is active after the reset cycle. Once the data in the EEPROM is read, the same pins are used for LED display. 48 LED outputs are available through an 6x8 matrix.

Table 9: LED Pins

Pin Name	*Pin #*	*Type*	*Description*
LED_LN[5]	42	O	Enable corresponding LED display line in the display matrix, active low output. The detail of how to program and connect the LEDs is in the LED Setup section. LED_LN*[5]: Display 10BT Collision rate and segment collision status. LED_LN*[4]: Display 100Mbps Collision rate and segment collision status LED_LN*[3]: Display 10M segment utilization rate LED_LN*[2]: Display 100M segment utilization rate LED_LN*[1]: Programmable LED display. The default is to display 10M Link/Activity information of each port. LED_LN*[0]: Programmable LED display. The default is to display 100M Link/Activity information of each port.
LED_LN[4]	43	48 mA	
LED_LN[3]	44		
LED_LN[2]	45		
LED_LN[1]	46		
LED_LN[0]	47		
LED_D[7]	97	I/O, D	Output for LED display information of each column in the display matrix. Active high output.
LED_D[6]	96		
LED_D[5]	95		
LED_D[4]	94		
LED_D[3]	93		
LED_D[2]	92		
LED_D[1]	91		
LED_D[0]	90		

Table 10: Configuration and Set-up

Pin Name	*Pin #*	*Type*	*Description*	
Mode[3] (MIIB_RXD2)	29	I,D	Mode[3:2]	MIIB
Mode[2] (LED_D[4])	94		00	MII
			01	7-wire
Mode[1] (LED_D[1])	91		Mode[1:0]	
Mode[0] (LED_D[0])	90		11	External pull-up
TP125 (MIIB_RXD1)	28	I	1:select 1:1.25 xformer	
ChipID[1] (LED_D[2])	92	I,D	The device must be assigned with ChipID=0	
ChipID[0] (LED_D[3])	93			
RBP	85	I	Reference bias resistor. Connected to analog ground through a 10k (1%) resistor.	

Table 11: Clock Reset

Pin Name	Pin #	Type	Description
RESET*	39	I,U	Reset to initial and defaulted state.
CLK	40	I	25MHz-System-clock reference input. This pin shall be connected to an external 25MHz-clock source. Multiple devices should be synchronous to the same external clock source.

Table 12: Power and Ground

Pin Name	Pin #	Type	Description
DVCC	88, 98, 12, 19, 31, 38	P	2.5V power for digital circuit, total of 9 pins.
DGND	87, 89, 4, 18, 24, 37, 41	G	Ground for digital circuit, total 10 pins.
AVCC	81, 82, 83, 49, 50	P	2.5V Power for analog circuit, total 16 pins.
AGND	53, 56, 57, 60, 65, 68, 69, 72, 77, 80	G	Ground for analog circuit, total 16 pins
GAVDD	86	P	+2.5V power supply for common analog circuit
GAGND	84, 48	G	Ground for common analog circuit

Table 13: No Connects

Pin Name	Pin #	Type	Description
N/C	1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17	N/C	No Connects

Section 3: Register Descriptions

The following standard registers are supported. (Register numbers are in Decimal format, the values are in Hex format).

NOTE: When writing to registers, it is recommended that a read/modify/write operation be performed, as unintended bits may get set to unwanted states. This applies to all registers, including those with reserved bits.

Register Description

AC205 register sets are listed below. Each register contains 16-bit data. The addresses shown below are hexadecimal.

Table 14: Register Set

PHY Addr	*Offset Addr*	*Definition*	*Type*	*Default*
8	0 – 4	PHY Port Status Registers		
8	0	PHY Port Link Status	RO	
8	1	PHY Port Polarity Status	RO	
8	2	PHY Port Partition Status for 100Mb	RO	
8	3	PHY Port Partition Status for 10Mb	RO	
8	4	PHY Port Speed Status	RO	
8	5	PHY Port Isolation Status	RO	
8	6	Initial Device Configuration Register	R/W	
8	7	Bridge Configuration Register	R/W	
8	8	Device Revision Number	RO	
2	0 – 31	PHY 1 Registers		
2	0	PHY Control Register	R/W	3000
2	1	PHY Status Register	RO	2849
2	2	PHY Identifier 1 Register	RO	0022
2	3	PHY Identifier 2 Register	RO	5541
2	4	Auto-Negotiation Advertisement Register	RO	00A1
2	5	Auto-Negotiation Link Partner Ability Register	RO	0001
2	6	Auto-Negotiation Expansion Register	RO	0004
2	7	Auto Negotiation Next Page Transmit Register	RO	2001
2	8 – 15	Reserved		0000
2	16	PHY 10BaseT Control Register	R/W	
2	17	PHY Interrupt Control/Status Register		
2	18	Diagnostic Register		
2	19	Test Register	RO	
2	20	Cable Length Register	RO	
2	21	Receive Error Count		
2	22	Power Management Register		
2	23	Transceiver Mode Register		
2	24 – 31	Reserved		

Table 14: Register Set (Cont.)

PHY Addr	Offset Addr	Definition	Type	Default
3	0 – 31	PHY 2 Registers		
4	0 – 31	PHY 3 Registers		
5	0 – 31	PHY 4 Registers		
6	0 – 31	PHY 5 Registers		
8	0 – 31	LED Effect Registers		
8	16	Reserved		
8	17	Reserved	RO	0000
8	18	LED Effect with Partition/Isolation Event	R/W	
8	19	LED Effect with Link Event	R/W	
8	20	LED Effect with Activity (CRS) Event	R/W	
8	21	LED Effect with AutoNeg Event	R/W	
8	22	LED Effect with Speed100 Event	R/W	
8	23	LED Register Control Mode	R/W	

PHY Port Status Register

Table 15: PHY Port Status Register

Name	Type	Address	Description
PHY Port Link Status	R	00	1: Link good, default = 0s.
PHY Port Polarity Status	R	01	1: the polarity has been crossed, default = 0s.
PHY Port Partition Status for 100Mb	R	02	1: the port has been partitioned, default = 0s.
PHY Port Partition Status for 10Mb	R	03	1: the port has been partitioned, default = 0s.
PHY Port Speed Status	R	04	1: 100M, 0:10M, default = 0s,
PHY Port Isolation Status (Fast Ethernet only)	R	05	1: the port has been isolated, default = 0s.

Table 16: PHY Port Status

15:9	8	7	6	5	4	3	2	1	0
RSV	MII	RSV	Port 5	Port 4	Port 3	Port 2	Port 1	RSV	RSV

Initial Device Configuration Register

Table 17: Initial Device Configuration Register

Name	Type	Address	Description
MII Configuration	R/W	06	Used to give the status of MII port. Default is set by pin.

Bit	Name	Type	Description	Default

15:12	Mode	RO	Mode[3:2]	MII-B	MODE pins
			00	MII	
			01	7-wire	
			10	Reserved	
			11	Reserved	
			Mode[1:0]		
			11	Set by external pull-up	
11	Reserved (Write clear enable)	RO			
10	Reserved (MIB enable)	RO	Reserved		0
9	Disable partition	R/W	1:disable partition function of MII interface		0
8	External transform selection	R/W	1:external transform 1:1.25, 0:external transform 1:1		Ext pin
7	MIIB Speed Select	R/W	1:100M interface, 0:10M interface		Ext Pin
6:2	Switch debug	R/W	Selection control for debugging signals		00000
1	100M repeater Partition Alternative	R/W	0: normal, un-partition a port only when data can be transmitted out from the port for 560 bit-time without a collision. 1: alternate, un-partition a port when data can be either transmitted from the port or received from the port for 560 bit-time without a collision.		0
0	10M repeater Partition Alternative	R/W	0: normal, un-partition a port when data can be either transmitted from the port or received from the port for 560 bit-time without a collision. 1: alternate, un-partition a port only when data can be received from the port for 560 bit-time without a collision		0

BRIDGE CONFIGURATION REGISTER

Table 18: Bridge Configuration Register

Name	*Type*	*Address*	*Description*
Bridge Configuration Register	R/W	07	Used to configure Bridge.

Bit	*Name*	*Type*	*Description*	*Default*
15	Watch Dog Reset	R/W	1:reset when WDOG even occur 0:dosen't reset when WDOG even occur	1
14	Loose Length	R/W	1:receives frame with length from 1519 to 1548 0:rejects frame with length over 1518	1
13	Dribble Error	R/W	1:enable, 0:disable receive dribble error packets	0
12	Address Table Initialization Disable	R/W	1:disable, 0:enable address table unit. While this bit is 1, the address table only contains few entries for speed up function verification.	0

Bit	Name	Type	Description	Default
11	Aging Speed Up	R/W	1:enable, 0:disable aging speed up	0
10	10M Back Pressure	R/W	1:enable, 0:disable 10M back pressure function	0
9	100M Back Pressure	R/W	1:enable, 0:dieable 100M back pressure function	0
8	Collision Test	R/W	1:enable, 0:disable collision test	0
7:0	Reserved	R		00
Bit	Name	Type	Description	Default

PHY REGISTERS

The following registers are defined for each PHY port. The base addresses of PHY 1 to PHY 5 are 2, 3, 4, 5, and 6 respectively.

PHY CONFIGURATION REGISTER

Table 19: PHY Configuration Register 0

Bit	Name	Definition	Mode	Default
0.15	Reset	1 = PHY reset This bit is self-clearing.	RW/SC	0
0.14	Loopback	1 = Loopback mode, which internally loop the transmit of AC205 to its receive, thus it will ignore all the activity on the cable media. 0 = Normal operation.	RW	0
0.13	Speed Select	1 = 100Mbps 0 = 10Mbps. This bit will be ignored if Auto-Negotiation is enabled. It will no longer reflect auto-negotiation result.	RW	1
0.12	Auto-Neg Enable	1 = Enable auto-negotiate process (overrides 0.13 and 0.8) 0 = Disable auto-negotiate process. In force mode, speed is selected via bit 0.13.	RW	1
0.11	Power Down	1 = Power down mode, which puts AC205 in low-power stand-by mode, which only react to access transaction. 0 = Normal operation.	RW	0
0.10	Isolate	1 = Electrical isolation of PHY from MII and cable media. 0 = Normal operation.	RW	0
0.9	Restart Auto-Negotiation	1 = Restart Auto-Negotiation process. 0 = Normal operation.	RW/ SC	0
0.8	Duplex Mode	1 = Full duplex. 0 = Half duplex. Full duplex is not supported on this chip. It will no longer reflect auto-negotiation result.	RO	0

Table 19: PHY Configuration Register 0 (Cont.)

Bit	Name	Definition	Mode	Default
0.7	Collision Test	1 = Enable collision test, which issues the COL signal in response to the assertion of TX_EN signal. 0 = Disable COL test.	RW	0
0.6:0	Reserved		RO	000000

PHY Status Register

Table 20: PHY Status Register 1

Bit	Name	Definition	Mode	Default
1.15	100Base-T4	Tied to zero indicates no 100BaseT4 capability.	RO	0
1.14	100Base-TX Full Duplex	Tied to zero indicates no 100BaseTX full duplex support.	RO	0
1.13	100Base-TX Half Duplex	1 = 100BaseTX with half duplex. 0 = No TX Half-Duplex ability.	RO	1
1.12	10Base-T Full Duplex	Tied to zero indicates no 10Base-T full duplex support.	RO	0
1.11	10Base-T Half Duplex	1 = 10BaseT with half duplex. 0 = No 10BaseT Half-Duplex ability.	RO	1
1.10:6	Reserved		RO	00001
1.5	Auto-Negotiate Complete	1 = Auto-negotiate process completed, indicates Reg. 4, 5, 6 are valid. 0 = Auto-negotiate process not completed.	RO	N/A
1.4	Remote Fault	1 = Remote fault condition detected. 0 = No remote fault. After this bit is set, it will remain set until it is clear by reading register 1 via MDC/MDIO interface.	SC/LH	N/A
1.3	Auto-Negotiate Ability	1 = Able to perform auto-negotiation function, its value is determined by ANEGA pin. 0 = Unable to perform auto-negotiation function.	RO	1
1.2	Link Status	1 = Link is established, however, if AC205 link fails, this bit will become cleared and remain cleared until register is read via MDC/MDIO interface. 0 = Link is down, or have been dropped.	SC/LL	0
1.1	Jabber Detect	1 = Jabber condition detect. 0 = No Jabber condition detected.	SC/LH	0
1.0	Extended Capability	1 = Extended register capable. This bit is tied permanently to one.	RO	1
1.15	100Base-T4	Tied to zero indicates no 100BaseT4 capability.	RO	0

PHY IDENTIFIER 1 REGISTER

Table 21: PHY Identifier 1 Register

Reg. Bit	Name	Description	Mode	Default
2.15:0	OUI*	Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI), respectively.	RO	0022 (HEX)

PHY IDENTIFIER 2 REGISTER

Table 22: PHY Identifier 2 Register

Reg. Bit	Name	Description	Mode	Default
3.15:10	OUI	Assigned to the 19th through 24th bits of the OUI.	RO	010101
3.9:4	Model Number	Six bit manufacturer's model number; 101 is encoded as 010001.	RO	010100
3.3:0	Revision Number	Four bits manufacturer's revision number. 0001 stands for Rev. A, etc.	RO	0001

AUTO-NEGOTIATION ADVERTISEMENT REGISTER

Table 23: Auto-Negotiation Advertisement Register

Bit	Name	Definition	Mode	Default
4.15	Next Page	1 = Desire Next Page. 0 = Next Page is not desired.	RW	0
4.14	Acknowledge	This bit will be set internally after receiving 3 consecutive and consistent FLP bursts.	RO	0
4.13	Remote Fault	1 = Remote fault detected. 0 = No remote fault.	RW	0
4.12:10	Reserved	For future technology.	RW	000
4.9	100Base-T4	Tied to zero indicates no 100Base-T4 support.	RO	0
4.8	100Base-TX Full Duplex	1 = 100BaseTX with full duplex. 0 = No 100BaseTX full duplex ability.	RO	0
4.7	100Base-TX	1 = 100BaseTX capable. 0 = No 100BaseTX capability.	RW	1
4.6	10Base-T Full Duplex	1 = 10Mbps with full duplex. 0 = No 10Mbps with full duplex capability.	RO	0
4.5	10Base-T	1 = 10Mbps capable. 0 = No 10Mbps capability.	RW	1
4.4:0	Selector Field	[00001] = IEEE 802.3.	RO	00001

AUTO-NEGOTIATION LINK PARTNER ABILITY REGISTER

Table 24: Auto-Negotiation Link Partner Ability Register

Reg. Bit	Name	Description	Mode	Default
5.15:0	Technology	Technology capability field, which indicates the technology capability of link partner. The bit definition is the same as Reg. 4.15:0.	RO	0001(H)

AUTO-NEGOTIATION EXPANSION REGISTER

Table 25: Register 6: Auto-Negotiation Expansion Register

Reg. Bit	Name	Description	Mode	Default
6.15:5	Reserved		RO	0000 0000 000
6.4	Parallel Detection Fault	1 = Fault detected by parallel detection logic. This is caused by unstable link, or concurrent link up condition. 0 = No fault detected by parallel detection logic.	SC/LH	0
6.3	Link Partner Next Page Able	1 = Link partner supports next page function. 0 = Link partner does not support next page function.	RO	0
6.2	Next Page Able		RO	1
6.1	Page Received	1 = A new link code word has been received. The contains of the received link code word is located in Register 5.	SC/LH	0
6.0	Link Partner Auto-Negotiation Able	1 = Link partner is auto-negotiation able. 1 = Link partner is not auto-negotiation able.	RO	0

AUTO-NEGOTIATION NEXT PAGE TRANSMIT REGISTER

Table 26: Auto-Negotiation Next Page Transmit Register

Reg. Bit	Name	Description	Mode	Default
7.15	NP	1 = Another Next Page is desired.	RW	0
7.14	Reserved		RO	0
7.13	Message Page	1 = Message page. 0 = Un-formatted Page.	RW	1
7.12	ACK2	Acknowledge2. 1 = Will comply with message. 0 = Can not comply with message.	RW	0
7.11	Toggle	1 = Previous value of transmitted Link Code Word equal to 0. 0 = Previous value of transmitted Link Code Word equal to 1.	RO	N/A
7:10:0	Code	Message/Un-formatted Code Field.	RW	0001

PHY 10BASET CONFIGURATION REGISTER

Table 27: PHY 10BaseT Configuration Register

Reg. Bit	Name	Description	Mode	Default
16.14	Reserved		RO	0
16.13	TXJAM	1=Force CIM to send jam pattern. 0=Normal operation mode	RO	0
16.12	CIM Disable	1 = Disable carrier integrity monitor function. 0 = Enable carrier integrity monitor function. Default is '0'.	RW	1
16.11	SEQ Test Inhibit	1 = Disable 10BaseT SEQ testing. 0 = Enable 10BaseT SEQ testing, which will generate a COL pulse following the completion of a packet transmission.	RW	0
16.10	BT Normal Loop Back	1 = Enable 10BaseT normal loop back. 0 = Disable 10BaseT normal loop back.	RW	0
16.[9:6]	Reserved		RO	0
16:5	Auto polarity disable	1 = Disable auto polarity detection/correction. 0 = Enable auto polarity detection/correction.	RW	0
16.4	Reverse Polarity	When Reg16.5 is set to 0, this bit will set to 1 if Reverse Polarity is detected on the media, otherwise it will be zero. When Reg16.5 is set to 1, writing a one to the bit will reverse the polarity of the transmitter. Note: the reverse polarity is detected either through 8 inverted NLP or through a burst of inverted FLP.	RW	0
16:[3:0]	Reserved		RO	0

PHY Interrupt Control/Status Register

Table 28: PHY Interrupt Control/Status Register

Reg. Bit	Name	Description	Mode	Default
17.15	Jabber_IE	Jabber Interrupt Enable.	RW	0
17.14	Rx_Er_IE	Receive Error Interrupt Enable.	RW	0
17.13	Page_Rx_IE	Page Received Interrupt Enable.	RW	0
17.12	PD_Fault_IE	Parallel Detection Fault Interrupt Enable.	RW	0
17.11	LP_Ack_IE	Link Partner Acknowledge Interrupt Enable.	RW	0
17.10	Link_Schange_ IE	Link Status Changed Interrupt Enable.	RW	0
17.9	R_Fault_IE	Remote Fault Interrupt Enable.	RW	0
17.8	Aneg_Comp_IE	Auto-Neg Complete Interrupt Enable.	RW	0
17.7	Jabber_Int	This bit is set when a jabber event is detected.	RC	0
17.6	Rx_Er_Int	This bit is set when RX_ER transitions high.	RC	0
17.5	Page_Rx_Int	This bit is set when a new page is received from link partner during Auto-Negotiation.	RC	0
17.4	PD_Fault_Int	This bit is set when parallel detect fault is detected.	RC	0
17.3	LP_Ack_Int	This bit is set when the FLP with acknowledge bit set is received.	RC	0
17.2	Link_Schanged Int	This bit is set when link status is changed.	RC	0
17.1	R_Fault_Int	This bit is set when remote fault is detected.	RC	0
17.0	A_Neg_Comp Int	This bit is set when Auto-Neg is completed.	RC	0

Diagnostic Register

Table 29: Diagnostic Register

Reg. Bit	Name	Description	Mode	Default
18.15	Lp_lpbk	Link pulse loopback. 1 = loopback the link pulse for auto-negotiation testing	RW	0
18.14	Send_nlp	1 = force link pulse generator to send nlp event in auto-negotiation mode.	RW	0
18.13	Force link pass bt	1 = force 10 base T link pass	RW	0
18.12	Force link pass tx	1 = force 100 TX link pass	RW	0
18.11	DPLX	This bit indicates the result of the Auto-Neg for duplex arbitration.	RO	0
18.10	Speed	This bit indicates the result of the Auto-Neg for data speed arbitration.	RO	X
18.9	RX_PASS	In 10BT mode, this bit indicates that Manchester data has been detected. In 100BT mode, it indicates valid signal has been received but not necessarily locked on to.	RC	X
18.8	RX_LOCK	Indicates the receive PLL has locked onto the received signal for the selected speed of operation (10Base-T or 100Base-TX). This bit is set whenever a cycle-slip occurs, and will remain set until it is read.	RC	X
18.[7:4]	ARB_STATE HIGHEST	Highest state of Auto-Negotiation state machine since reset on last read operation.	RC	TBD
18.[3:0]	ARB_STATE LOWEST	Lowest state of Auto-Negotiation state machine since reset on last read operation.	RC	TBD

CABLE LENGTH REGISTER

Table 30: Cable Length Register

Reg. Bit	Name	Description	Mode	Default
20.[15:9]	Reserved		RO	0000000
20.8	Adaptation disable	1 = Disable adaptation	RW	0
20.[7:4]	Cable Length Indication	These bits are to indicate cable length from 0 to 150 meters. Each bit represents 10 meters. For example, if the cable length is 100 meters then bits [7:4] = 1010. These bits are only applicable to 100TX mode.	RW	XXXX
20.[3:0]	Adaptation Low limit	Adaptation setting, when SD signal is first detected.	RO	XXXX

RECEIVE ERROR COUNT

Table 31: Receive Error Count

Reg. Bit	Name	Description	Mode	Default
21.[15:0]	Receive Error Count	Count number of receiving packets with error. This register can only be cleared by reset (software or hardware).	RO	0000

POWER MANAGEMENT REGISTER

Table 32: Power Management Register

Reg. Bit	Name	Description	Mode	Default
22.[15:14]	Reserved		RO	00
22.13	PD_PLL	1=Power down PLL circuit	RO	X
22.12	PD_EQUAL	1=Power down equalizer circuit	RO	X
22.11	PD_BT_RCVR	1=Power down 10 base T receiver	RO	X
22.10	PD_LP	1=Power down link pulse receiver	RO	X
22.9	PD_EN_DET	1=Power down energy detect circuit	RO	X
22.8	PD_FX	1=Power down FX circuit	RO	X
22.[7:6]	Reserved		RW	00
22.5	MSK_PLL	0=Force power up PLL circuit	RW	X
22.4	MSK_EQUAL	0=Force power up equalizer circuit	RW	X
22.3	MSK_BT_RCVR	0=Force power up 10 base T receiver	RW	X
22.2	MSK_LP	0=Force power up link pulse receiver	RW	X
22.1	MSK_EN_DET	0=Force power up energy detect circuit	RW	X
22.0	MSK_FX	0=Force power up FX circuit	RW	X

TRANSCEIVER MODE REGISTER

Table 33: Transceiver Mode Register

Reg. Bit	Name	Description	Mode	Default
23.15	Reserved		RO	0
23.14	Reserved		RO	0
23.13	Clk_rclk_save	1 = set rclk save mode. Rclk will be shut off after 64 cycles of each packet	RW	0
23.12	Reserved		RO	0
23.11	Scramble disable	1 = disable scrambler	RW	0
23.10	Serial bt enable	1 = enable serial bt mode	RW	0
23.9	Pcsbp	1 = enable PCS bypass mode	RW	0
23:8	Age timer en	1 = enable age timer in adaptation 0 = disable age timer in adaptation.	RW	0
23.7	Reserved		RO	0
23:6	Reserved		RO	0
23.5	Force re-adapt	1 = force adaptation to re-adapt Write 1 to this bit will force adaptation to re-adapt. This bit will always be read as 0.	RO	0
23.[4:0]	Dlock drop counter	D lock drop counter	RO	XXXXX

CRC FOR RECENT RECEIVED PACKET

Table 34: CRC for Recent Received Packet

Reg. Bit	Name	Description	Mode	Default
24.[15:0]	CRC16	CRC16 value displayed. For system level test purpose.	RC	0000H

TEST AND LED EFFECT REGISTER

This set of the registers is defined for the whole chip. The base address is hex 08.

LED EFFECT WITH PARTITION/ISOLATION EVENT

Table 35: LED Effect with Partition/Isolation Event

Reg. Bit	Name	Description	Mode	Default
15:12	Blink Rate [7:4]	Set the blink rate bits [7:0] with LED Effect with Partition/Isolation Event Register (PHY Addr = 8; Reg Addr = 18), abbreviated as REG_LED_EFFECT in the following equation. Blink Rate = 1 / (16ms x {REG_LED_EFFECT[15:12], 4'b0000 x 2)	RW	0001
11:10	Reserved		RO	00
9:8	LED On with Part/ ISO Event	When Partition/Isolation, turn on corresponding LED 1:0.	RW	00
7:6	Reserved		RO	00
5:4	LED Blink with Part/ISO Event	When Partition/Isolation, blink corresponding LED 1:0.	RW	00
3:2	Reserved		RO	00
1:0	LED Off with Part/ ISO Event	When Partition/Isolation, turn off corresponding LED 1:0.	RW	00

LED EFFECT WITH LINK EVENT

Table 36: LED Effect with Link Event

Reg. Bit	Name	Description	Mode	Default
15:10	Reserved		RO	00000
9:8	LED On with Link Event	When Link Up, turn on corresponding LED 1:0.	RW	11
7:6	Reserved		RO	00
5:4	LED Blink with Link Event	When Link Up, blink corresponding LED 1:0.	RW	11
3:2	Reserved		RO	00
1:0	LED Off with Link Event	When Link Up, turn off corresponding LED 1:0.	RW	00

LED Effect with Activity (CRS) Event

Table 37: LED Effect with Activity (CRS) Event

Reg. Bit	Name	Description	Mode	Default
15:10	Reserved		RO	00000
9:8	LED On with Activity Event	When Activity, turn on corresponding LED 1:0.	RW	00
7:6	Reserved		RO	00
5:4	LED Blink with Activity Event	When Activity, blink corresponding LED 1:0.	RW	11
3:2	Reserved		RO	00
1:0	LED Off with Activity Event	When Activity, turn off corresponding LED 1:0.	RW	00

LED Effect with Auto-Negotiating Event

Table 38: LED Effect with Auto-Negotiating Event

Reg. Bit	Name	Description	Mode	Default
15:10	Reserved		RO	00000
9:8	LED On with Auto-negotiating Event	When Auto-negotiating, turn on corresponding LED 1:0.	RW	00
7:6	Reserved		RO	00
5:4	LED Blink with Auto-negotiating Event	When Auto-negotiating, blink corresponding LED 1:0.	RW	00
3:2	Reserved		RO	00
1:0	LED Off with Auto-negotiating Event	When Auto-negotiating, turn off corresponding LED 1:0.	RW	00

LED Effect with Speed100 Event

Table 39: LED Effect with Speed100 Event

Reg. Bit	Name	Description	Mode	Default
15:10	Reserved		RO	00000
9:8	LED On with Speed100 Event	When Speed100, turn on corresponding LED 1:0.	RW	01
7:6	Reserved		RO	00
5:4	LED Blink with Speed100 Event	When Speed100, blink corresponding LED 1:0.	RW	01
3:2	Reserved		RO	00
1:0	LED Off with Speed100 Event	When Speed100, turn off corresponding LED 1:0.	RW	10

LED Register Control Mode

Table 40: LED Register Control Mode

Reg. Bit	Name	Description	Mode	Default
15:8	LED Data	Set value shown on the LED_D[7:0].	RW	000000
7:6	Reserved		RO	00
5:0	LED Column	Control which lane of the LED_D should be turned on.	RW	000000

EEPROM Table

EEPROM is used to configure the initial setting of Bridge, Repeater, and Transceiver.

Table 41: EEPROM

Address	Description	Default	Assign to
0	First Word	5A3C	
1	Test Configuration Register0	0080	PHY=8, Reg=28
2	Initial Repeater Configuration Register	0180	PHY=8, Reg=6
3	Bridge Configuration Register	D000	PHY=8, Reg=7
4	Reserved	3000	
5	Reserved	3000	
6	Initialize Port 1 Configuration Register	3000	PHY=2, Reg=0
7	Initialize Port 2 Configuration Register	3000	PHY=3, Reg=0
8	Initialize Port 3 Configuration Register	3000	PHY=4, Reg=0
9	Initialize Port 4 Configuration Register	3000	PHY=5, Reg=0
10	Initialize Port 5 Configuration Register	3000	PHY=6, Reg=0
11	Reserved	3000	
12	LED Effect with Partition/Isolation Event	1000	PHY=8, Reg=18
13	LED Effect with Link Event	0330	PHY=8, Reg=19
14	LED Effect with Activity (CRS) Event	0030	PHY=8, Reg=20
15	LED Effect with AutoNeg Event	0000	PHY=8, Reg=21
16	LED Effect with Speed 100 Event	0200	PHY=8, Reg=22

4B/5B CODE-GROUP TABLE

Table 42: 4B/5B Code-Group Table

PCS Code Group[4:0]	*SYMBOL Name*	*MII (TXD/RXD [3:0])*	*Description*
11110	0	0000	Data 0
01001	1	0001	Data 1
10100	2	0010	Data 2
10101	3	0011	Data 3
01010	4	0100	Data 4
01011	5	0101	Data 5
01110	6	0110	Data 6
01111	7	0111	Data 7
10010	8	1000	Data 8
10011	9	1001	Data 9
10110	A	1010	Data A
10111	B	1011	Data B
11010	C	1100	Data C
11011	D	1101	Data D
11100	E	1110	Data E
11101	F	1111	Data F
Idle and Control Code			
11111	I	0000	Inter-Packet Idle; used as inter-stream fill code.
11000	J	0101	Start of stream delimiter, part 1 of 2; always use in pair with K symbol.
10001	K	0101	Start of stream delimiter, part 2 of 2; always use in pair with J symbol.
01101	T	Undefined	End of stream delimiter, part 1 of 2; always use in pair with R symbol.
00111	R	Undefined	End of stream delimiter, part 2 of 2; always use in pair with T symbol.
Invalid Code			
00100	H	Undefined	Transmit Error; used to send HALT code-group
00000	V	Undefined	Invalid code
00001	V	Undefined	Invalid code
00010	V	Undefined	Invalid code
00011	V	Undefined	Invalid code
00101	V	Undefined	Invalid code
00110	V	Undefined	Invalid code
01000	V	Undefined	Invalid code
01100	V	Undefined	Invalid code
10000	V	Undefined	Invalid code
11001	V	Undefined	Invalid code

LED DISPLAY MATRIX

The LED Display uses refresh technique. By using the LED display matrix, the number of ports to drive the LED can be significantly reduced. 2 LED's are assigned for each port. On, Off, and Flash states are used to indicate different information. With reduced LED counts, and reduced number of signals, the LED display will be easier to route on the board, and less costly.




Figure 5: LED Display Matrix

Section 4: Electrical Characteristics

The following electrical characteristics are design goals rather than characterized numbers.

Absolute Maximum Ratings

Storage Temperature..... -55°C to +150°C

Vcc Supply Referenced to GND..... -0.5V to 2.5V

Digital Input Voltage..... -0.5V to 3.3V

DC Output Voltage..... -0.5V to Vcc

Operating Range

Operating Temperature (Ta)..... 0°C to 70°C

Vcc Supply Voltage Range (Vcc)..... 2.375V to 2.625V

Table 43: Total Power Consumption

Parameter	*Symbol*	*Conditions*	*Min*	*Typ*	*Max*	*Units*
Supply Current (per port)	Icc	10 Base-T, Idle			53	mA
		10 Base-T, Normal activity	53		153	mA
		100 Base-TX			103	mA
		10/100 Base-TX, low power without cable			44	mA
		Power down			44	mA
Supply Current (dual speed hub)	Icc	Mode 00 Master	440			mA mA mA

Table 44: TTL I/O Characteristics

Parameter	*Symbol*	*Conditions*	*Min*	*Typ*	*Max*	*Units*
Input Voltage High	Vih		2.0			V
Input Voltage Low	Vil				0.8	V
Input Current	Ii		-10		10	mA
Output Voltage High	Voh		VCC-0.4			V
Output Voltage Low	Vol				0.4	V
Output Current High	Ioh		8			mA
Output Current Low	Iol		-8			mA
Input Capacitance	Ci			10		pF

Table 44: TTL I/O Characteristics (Cont.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Output Transition Time		2.375V < VCC 2.625 < V		5		ns
Tristate Leakage Current	|Ioz|				10	uA

REFCLK PINS

Table 45: REFCLK Pins

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Voltage Low	Vil				0.8	V
Input Voltage High	Vih		2.0			V
Input Clock Frequency Tolerance	F			100		ppm
Input Clock Duty Cycle	Tdc		40		60	%
Input Capacitance	Cin			3.0		pF

I/O CHARACTERISTICS – LED/CFG PINS

Table 46: I/O Characteristics – LED/CFG Pins

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Output Low Voltage	Vol				0.4	V
Output High Voltage	Voh					V
Input Current	Ii		27			mA
Output Current	Io					mA

100 BASE-TX TRANSCEIVER CHARACTERISTICS

Table 47: 100 BASE-TX Transceiver Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Peak to Peak Differential Output Voltage	Vp	Note 1	1.9	2.0	2.1	V
Output Voltage Symmetry	Vss	Note 1	0.98		1.02	mV
Signal Rise/Fall Time	Trf	Note 1	3.0		5.0	ns
Rise/Fall Time Symmetry	Trfs	Note 1	0		0.5	ns
Duty Cycle Distortion	Dcd		0		0.5	ps
Overshoot/Undershoot	Vos				5	%
Output Jitter		Scrambled Idle			1.4	ns
Receive Jitter Tolerance					4	ns
Output Current High	Ioh	1:1 Transformer			40	mA
Output Current High	Ioh	1.25:1 Transformer			32	mA
Common Mode Input Voltage				1.25		V
Differential Input Resistance				4		KΩ
Note 1: 50Ω (± 1%) resistor to VCC on each output						

10 BASE-T TRANSCEIVER CHARACTERISTICS

Table 48: 10 BASE-T Transceiver Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Peak to Peak Differential Output Voltage	Vop	Note 1	4.4	5	5.6	V
Start of Idle Pulse Width			300		350	ns
Output Jitter					1.4	ns
Receive Jitter Tolerance					32	ns
Differential Squelch Threshold	Vds		300	400	500	mV
Common Mode Rejection				25		V
Note 1: 50Ω (± 1%) resistor to VCC on each output						

Section 5: Digital Timing Characteristics

POWER ON RESET

Table 49: Power on Reset

Parameter	*SYM*	*Conditions*	*Min*	*Typ*	*Max*	*Units*
RST* Low Period	tRST		150	-	-	µs
Configuration	tCONF		100	-	-	ns



Figure 6: Power on Reset

7-WIRE INPUT TIMING

Table 50: 7-Wire Input Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
SNI_TXCLK Period	tCK	-	100	-	ns
SNI_TXCLK High Period	tCKH	40	-	60	ns
SNI_TXCLK Low Period	tCKL	40	-	60	ns
SNI_TXD/SNI_TXEN to SNI_TXCLK Rising Setup Time	tDS	10	-	-	ns
SNI_TXD/SNI_TXEN to SNI_TXCLK Rising Hold Time	tDH	10	-	-	ns




Figure 7: 7-Wire Input Timing

7-WIRE OUTPUT TIMING

Table 51: 7-Wire Output Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
SNI_RXCLK Period	tCK	-	100	-	ns
SNI_RXCLK High Period	tCKH	40	-	60	ns
SNI_RXCLK Low Period	tCKL	40	-	60	ns
SNI_RXCLK Rising to SNI_RXD/ SNI_CRS/SNI_COL Output Delay	tOD	-	-	70	ns




Figure 8: 7-Wire Output Timing

100BASE-TX MII INPUT TIMING

Table 52: 100BASE-TX MII Input Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
MII_TXCLK Period	tCK	-	40	-	ns
MII_RXCLK High Period	tCKH	18	-	22	ns
MII_RXCLK Low Period	tCKL	18	-	22	ns
MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time	tTXS	10	-	-	ns
MII_TXD, MII_TX_EN to MII_TXCLK Rising Hold Time	tTXH	10	-	-	ns




Figure 9: 100BASE-TX MII Input Timing

100BASE-TX MII OUTPUT TIMING

Table 53: 100BASE-TX MII Output Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
MII_RXCLK Period	tCK	-	40	-	ns
MII_RXCLK High Period	tCKH	18	-	22	ns
MII_RXCLK Low Period	tCKL	18	-	22	ns
MII_CRS Rising to MII_RXDV Rising	tCSVA	0	-	10	ns
MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay	tRXOD	20	-	30	ns




Figure 10: 100BASE-TX MII Output Timing

10BASE-TX MII INPUT TIMING

Table 54: 10BASE-TX MII Input Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
MII_TXCLK Period	tCK	-	400	-	ns
MII_RXCLK High Period	tCKH	180	-	220	ns
MII_RXCLK Low Period	tCKL	180	-	220	ns
MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time	tTXS	10	-	-	ns
MII_TXD, MII_TX_EN to MII_TXCLK Rising Hold Time	tTXH	10	-	-	ns




Figure 11: 10BASE-TX MII Input Timing

10BASE-TX MII Output Timing

Table 55: 10BASE-TX MII Output Timing

Parameter	SYM	Min	Typ	Max	Units
MII_RXCLK Period	tCK	-	400	-	ns
MII_RXCLK High Period	tCKH	180	-	220	ns
MII_RXCLK Low Period	tCKL	180	-	220	ns
MII_CRS Rising to MII_RXDV Rising	tCSVA	0	-	10	ns
MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay	tRXOD	200	-	220	ns




Figure 12: 10BASE-TX MII Output Timing

EEPROM INTERFACE TIMING

Table 56: EEPROM Interface Timing

Parameter	*SYM*	*Min*	*Typ*	*Max*	*Units*
PROM_CLK Period	tECK	-	5120	-	ns
PROM_CLK Low Period	tECKL	2550	-	2570	ns
PROM_CLK High Period	tECKH	2550	-	2570	ns
PROM_IN to PROM_CLK Rising Hold Time	tERDS	10	-	-	ns
PROM_IN to PROM_CLK Rising Hold Time	tERDH	10	-	-	ns
PROM_CLK Falling to PROM_OUT Output Delay Time	tEWDD	-	-	20	




Figure 13: EEPROM Interface Timing

LED TIMING

Table 57: LED Timing

Parameter	*SYM*	*Conditions*	*Min*	*Typ*	*Max*	*Units*
Pulse Width	tPW			2		ms
LED_D[n] Falling to LED_D[n+1] Falling	tPP			2		ms
LED_D[n] Falling to LED_D[n] Falling	tPD			16		ms




Figure 14: LED Timing

TX APPLICATION TERMINATION




Figure 15: Application Termination

Section 6: Mechanical Information

Table 58: Package Dimensions for the AC205

N	A	A1	A2	B	D	D1	E	E1	e	L	L1
100	3.40 Max	0.25 Min	2.70 ± 0.2	0.3 ± 0.1	23.20 ± 0.25	20.00 ± 0.10	17.20 ± 0.25	14.00 ± 0.10	0.65	0.88 ± 0.2	1.60 ± 0.12




Figure 16: 100-pin PQFP

Section 7: Ordering Information

Part Number	*Package*	*Ambient Temperature*
AC205KQM	100-pin PQFP	0° to 70° C

Altima Communications, Inc.

A Broadcom Company
16215 Alton Parkway
P.O. Box 57013
Irvine, California 92619-7013
Phone: 949-450-8700
Fax: 949-450-8710

Broadcom® Corporation reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom Corporation is believed to be accurate and reliable. However, Broadcom Corporation does not assume any liability arising out of the application or use of this information, nor the application or use of any product or

circuit described herein, neither does it convey any license under its patent rights nor the rights of others.