CY14B256LA

256-Kbit (32 K × 8) nvSRAM


Features

- 25 ns and 45 ns access times
- Internally organized as 32 K × 8 (CY14B256LA)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20-year data retention
- Single 3 V +20% to –10% operation
- Industrial temperature
- 44-pin thin small outline package (TSOP) - II, 48-pin shrunk small outline package (SSOP), and 32-pin small-outline integrated circuit (SOIC) packages
- Pb-free and restriction of hazardous substances (RoHS) compliance

Functional Description

The Cypress CY14B256LA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 32 K bytes of 8 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

Logic Block Diagram



Contents

Pinouts 3
Device Operation 5
SRAM Read 5
SRAM Write 5
AutoStore Operation 5
Hardware STORE Operation 5
Hardware RECALL (Power-Up) 6
Software STORE 6
Software RECALL 6
Preventing AutoStore 7
Data Protection 7
Noise Considerations 7
Best Practices 8
Maximum Ratings 9
Operating Range 9
DC Electrical Characteristics 9
AC Test Conditions 10
Data Retention and Endurance 10
Capacitance 10
Thermal Resistance 10
AC Switching Characteristics 11
AutoStore/Power-Up RECALL 13
Software Controlled STORE/RECALL Cycle 14
Hardware STORE Cycle 15
Truth Table For SRAM Operations 16
Ordering Information 16
Ordering Code Definition 16
Package Diagrams 17
Acronyms 20
Document Conventions 20
Units of Measure 20
Document History Page 21
Sales, Solutions, and Legal Information 22
Worldwide Sales and Design Support 22
Products 22
PSoC Solutions 22

Pinouts

Figure 1. Pin Diagram - 44-Pin TSOP II/48 Pin SSOP





Figure 2. Pin Diagram - 32-Pin SOIC



Notes
1. Address expansion for 1 Mbit. NC pin not connected to die.
2. Address expansion for 2 Mbit. NC pin not connected to die.
3. Address expansion for 4 Mbit. NC pin not connected to die.
4. Address expansion for 8 Mbit. NC pin not connected to die.
5. Address expansion for 16 Mbit. NC pin not connected to die.

[+] Feedback

Table 1. Pin Definitions

Pin Name	I/O Type	Description
$A_0 – A_{14}$	Input	Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.
$DQ_0 – DQ_7$	Input/Output	Bidirectional data I/O lines. Used as input or output lines depending on operation.
$\overline{WE}$	Input	Write enable input, active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location.
$\overline{CE}$	Input	Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{OE}$	Input	Output enable, active LOW. The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. I/O pins are tristated on deasserting $\overline{OE}$ HIGH.
V_{SS}	Ground	Ground for the device. Must be connected to the ground of the system.
V_{CC}	Power supply	Power supply inputs to the device. 3.0 V +20%, –10%
$\overline{HSB}$	Input/Output	Hardware STORE busy ($\overline{HSB}$). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation $\overline{HSB}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (External pull-up resistor connection optional).
V_{CAP}	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.

[+] Feedback

Device Operation

The CY14B256LA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B256LA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer to the Truth Table For SRAM Operations on page 16 for a complete description of read and write modes.

SRAM Read

The CY14B256LA performs a read cycle when $\overline{CE}$ and $\overline{OE}$ are LOW and $\overline{WE}$ and $\overline{HSB}$ are HIGH. The address specified on pins A_{0-14} determines which of the 32,768 data bytes each are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle 1). If the read is initiated by $\overline{CE}$ or $\overline{OE}$, the outputs are valid at t_{ACE} or at t_{DOE}, whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input pins. This remains valid until another address change or until $\overline{CE}$ or $\overline{OE}$ is brought HIGH, or $\overline{WE}$ or $\overline{HSB}$ is brought LOW.

SRAM Write

A write cycle is performed when $\overline{CE}$ and $\overline{WE}$ are LOW and $\overline{HSB}$ is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until $\overline{CE}$ or $\overline{WE}$ goes HIGH at the end of the cycle. The data on the common I/O pins DQ_{0-7} are written into the memory if the data is valid t_{SD} before the end of a $\overline{WE}$-controlled write or before the end of a $\overline{CE}$-controlled write. Keep $\overline{OE}$ HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If $\overline{OE}$ is left LOW, internal circuitry turns off the output buffers t_{HZWE} after $\overline{WE}$ goes LOW.

AutoStore Operation

The CY14B256LA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by $\overline{HSB}$; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256LA.


During a normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH}, the part automatically disconnects the V_{CAP} pin from V_{CC}. A STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 7. In case AutoStore is enabled without a capacitor on V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This will corrupt the data stored in nvSRAM.

Figure 3 shows the proper connection of the storage capacitor (V_{CAP}) for automatic STORE operation. Refer to DC Electrical Characteristics on page 9 for the size of V_{CAP}. The voltage on the V_{CAP} pin is driven to V_{CC} by a regulator on the chip. Place a pull-up on $\overline{WE}$ to hold it inactive during power-up. This pull-up is only effective if the $\overline{WE}$ signal is tristate during power-up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-recall, the MPU must be active or the $\overline{WE}$ held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software-initiated STORE cycles are performed regardless of whether a write operation has taken place. The $\overline{HSB}$ signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 3. AutoStore Mode



Hardware STORE Operation

The CY14B256LA provides the $\overline{HSB}$ pin to control and acknowledge the STORE operations. Use the $\overline{HSB}$ pin to request a Hardware STORE cycle. When the $\overline{HSB}$ pin is driven LOW, the CY14B256LA conditionally initiates a STORE operation after t_{DELAY}. An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The $\overline{HSB}$ pin also acts as an open drain driver (internal 100 kΩ weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation $\overline{HSB}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by internal 100 kΩ pull-up resistor.

SRAM write operations that are in progress when $\overline{HSB}$ is driven LOW by any means are given time (t_{DELAY}) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after $\overline{HSB}$ goes LOW are inhibited until $\overline{HSB}$ returns HIGH. In case the write latch is not set, $\overline{HSB}$ is not driven LOW by the CY14B256LA. But any SRAM read and write cycles are inhibited until $\overline{HSB}$ is returned HIGH by MPU or other external source.

[+] Feedback

During any STORE operation, regardless of how it is initiated, the CY14B256LA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

Hardware RECALL (Power-Up)

During power-up or after any low-power condition (V_{CC}< V_{SWITCH}), an internal RECALL request is latched. When V_{CC} again exceeds the sense voltage of V_{SWITCH}, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, HSB is driven low by the HSB driver.

Software STORE

Data is transferred from SRAM to the nonvolatile memory by a software address sequence. The CY14B256LA Software STORE cycle is initiated by executing sequential $\overline{CE}$ or $\overline{OE}$ controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0FC0 initiate STORE cycle

The software sequence may be clocked with $\overline{CE}$ controlled reads or $\overline{OE}$ controlled reads, with $\overline{WE}$ kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operation.

Software RECALL

Data is transferred from nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of $\overline{CE}$ or $\overline{OE}$ controlled read operations must be performed:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0C63 initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

Table 2. Mode Selection

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	A_{14} - A_0[6]	Mode	I/O	Power
H	X	X	X	Not selected	Output high-Z	Standby
L	H	L	X	Read SRAM	Output data	Active
L	L	X	X	Write SRAM	Input data	Active
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active[7]

Notes
6. While there are 15 address lines on the CY14B256LA, only the lower 14 are used to control software modes.
7. The six consecutive address locations must be in the order listed. $\overline{WE}$ must be HIGH during all six cycles to enable a nonvolatile cycle.

[+] Feedback

Table 2. Mode Selection (continued)

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	A_{14} - A_0[6]	Mode	I/O	Power
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active[7]
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output high-Z	Active I_{CC2}[7]
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output data Output data Output data Output data Output data Output high-Z	Active[7]

Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of $\overline{CE}$ or $\overline{OE}$ controlled read operations must be performed:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0B45 AutoStore disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of $\overline{CE}$ or $\overline{OE}$ controlled read operations must be performed:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x0B46 AutoStore enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled.

Data Protection

The CY14B256LA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH}. If the CY14B256LA is in a write mode (both $\overline{CE}$ and $\overline{WE}$ are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

Noise Considerations

Refer to CY application note AN1064.

Best Practices

nvSRAM products have been used effectively for over 27 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V_{CAP} value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V_{CAP} value because the nvSRAM internal algorithm calculates V_{CAP} charge and discharge time based on this max V_{CAP} value. Customers that want to use a larger V_{CAP} value to make sure there is extra store charge and store time should discuss their V_{CAP} size selection with Cypress to understand any impact on the V_{CAP} voltage level at the end of a t_{RECALL} period.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –65 °C to +150 °C

Maximum accumulated storage time:

At 150 °C ambient temperature..... 1000 h

At 85 °C ambient temperature ..... 20 years

Ambient temperature with power applied . –55 °C to +150 °C

Supply voltage on V_{CC} relative to V_{ss}.....–0.5 V to 4.1 V

Voltage applied to outputs in high-Z state..... –0.5 V to V_{CC} + 0.5 V

Input voltage .....–0.5 V to Vcc+0.5 V

Transient voltage (<20 ns) on any pin to ground potential ..... –2.0 V to V_{CC} + 2.0 V

Package power dissipation capability (T_A = 25 °C) ..... 1.0 W

Surface mount Pb soldering temperature (3 seconds) ..... +260 °C

DC output current (1 output at a time, 1s duration) ..... 15 mA

Static discharge voltage..... > 2001 V (per MIL-STD-883, Method 3015)

Latch up current..... > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range (V_{CC} = 2.7 V to 3.6 V)

Parameter	Description	Test Conditions	Min	Typ[8]	Max	Unit
V_{CC}	Power supply		2.7	3.0	3.6	V
I_{CC1}	Average V_{CC} current	t_{RC} = 25 ns t_{RC} = 45 ns Values obtained without output loads (I_{OUT} = 0 mA)	–	–	70 52	mA mA
I_{CC2}	Average V_{CC} current during STORE	All inputs don't care, V_{CC} = Max Average current for duration t_{STORE}	–	–	10	mA
I_{CC3}	Average V_{CC} current at t_{RC}= 200 ns, V_{CC} (Typ), 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I_{OUT} = 0 mA).	–	35	–	mA
I_{CC4}	Average V_{CAP} current during AutoStore cycle	All inputs don't Care. Average current for duration t_{STORE}	–	–	5	mA
I_{SB}	V_{CC} standby current	$\overline{CE} \geq (V_{CC} – 0.2\ V)$. $V_{IN} \leq 0.2$ V or $\geq (V_{CC} – 0.2\ V)$. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	–	–	5	mA
I_{IX}[9]	Input leakage current (except HSB)	V_{CC} = Max, $V_{SS} \leq V_{IN} \leq V_{CC}$	–1	–	+1	µA
	Input leakage current (for HSB)	V_{CC} = Max, $V_{SS} \leq V_{IN} \leq V_{CC}$	–100	–	+1	µA
I_{OZ}	Off-state output leakage current	V_{CC} = Max, $V_{SS} \leq V_{OUT} \leq V_{CC}$, $\overline{CE}$ or $\overline{OE} \geq V_{IH}$ or $\overline{WE} \leq V_{IL}$	–1	–	+1	µA
V_{IH}	Input HIGH voltage		2.0	–	V_{CC} + 0.5	V
V_{IL}	Input LOW voltage		V_{ss} – 0.5	–	0.8	V
V_{OH}	Output HIGH voltage	I_{OUT} = –2 mA	2.4	–		V
V_{OL}	Output LOW voltage	I_{OUT} = 4 mA	–	–	0.4	V
V_{CAP}	Storage capacitor	Between V_{CAP} pin and V_{SS}, rated 5 V	61	68	180	µF

Notes

8. Typical values are at 25 °C, V_{CC}= V_{CC} (Typ). Not 100% tested.
9. The $\overline{HSB}$ pin has I_{OUT} = -2 uA for V_{OH} of 2.4 V when both active high and low drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.

[+] Feedback

Data Retention and Endurance

Parameter	Description	Min	Unit
$DATA_R$	Data retention	20	Years
NV_C	Nonvolatile STORE operations	1,000	K


Capacitance

Parameter[10]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	T_A = 25 °C, f = 1 MHz, V_{CC} = V_{CC} (Typ)	7	pF
C_{OUT}	Output capacitance		7	pF

Thermal Resistance

Parameter[10]	Description	Test Conditions	48-SSOP	44-TSOP II	32-SOIC	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	37.47	31.11	41.55	°C/W
Θ_{JC}	Thermal resistance (Junction to case)		24.71	5.56	24.43	°C/W

Figure 4. AC Test Loads



AC Test Conditions

Input Pulse Levels ..... 0 V to 3 V
Input Rise and Fall Times (10% - 90%)..... ≤3 ns
Input and Output Timing Reference Levels ..... 1.5 V


Note
10. These parameters are guaranteed by design and are not tested.

AC Switching Characteristics

Parameters		Description	25 ns		45 ns		Unit
Cypress Parameters	Alt Parameters		Min	Max	Min	Max	
SRAM Read Cycle							
t_{ACE}	t_{ACS}	Chip enable access time	–	25	–	45	ns
t_{RC}[11]	t_{RC}	Read cycle time	25	–	45	–	ns
t_{AA}[12]	t_{AA}	Address access time	–	25	–	45	ns
t_{DOE}	t_{OE}	Output enable to data valid	–	12	–	20	ns
t_{OHA}[12]	t_{OH}	Output hold after address change	3	–	3	–	ns
t_{LZCE}[13, 14]	t_{LZ}	Chip enable to output active	3	–	3	–	ns
t_{HZCE}[13, 14]	t_{HZ}	Chip disable to output inactive	–	10	–	15	ns
t_{LZOE}[13, 14]	t_{OLZ}	Output enable to output active	0	–	0	–	ns
t_{HZOE}[13, 14]	t_{OHZ}	Output disable to output inactive	–	10	–	15	ns
t_{PU}[13]	t_{PA}	Chip enable to power active	0	–	0	–	ns
t_{PD}[13]	t_{PS}	Chip disable to power standby	–	25	–	45	ns
SRAM Write Cycle							
t_{WC}	t_{WC}	Write cycle time	25	–	45	–	ns
t_{PWE}	t_{WP}	Write pulse width	20	–	30	–	ns
t_{SCE}	t_{CW}	Chip enable to end of write	20	–	30	–	ns
t_{SD}	t_{DW}	Data setup to end of write	10	–	15	–	ns
t_{HD}	t_{DH}	Data hold after end of write	0	–	0	–	ns
t_{AW}	t_{AW}	Address setup to end of write	20	–	30	–	ns
t_{SA}	t_{AS}	Address setup to start of write	0	–	0	–	ns
t_{HA}	t_{WR}	Address hold after end of write	0	–	0	–	ns
t_{HZWE}[13, 14,15]	t_{WZ}	Write enable to output disable		10		15	ns
t_{LZWE}[13, 14]	t_{OW}	Output active after end of write	3	–	3	–	ns

Switching Waveforms

Figure 5. SRAM Read Cycle #1: Address Controlled [11, 12, 16]



Notes
11. $\overline{WE}$ must be HIGH during SRAM read cycles.
12. Device is continuously selected with $\overline{CE}$ and $\overline{OE}$ LOW.
13. These parameters are guaranteed by design and are not tested.
14. Measured ±200 mV from steady state output voltage.
15. If $\overline{WE}$ is low when $\overline{CE}$ goes low, the outputs remain in the high impedance state.
16. $\overline{HSB}$ must remain HIGH during READ and WRITE cycles.

[+] Feedback

Figure 6. SRAM Read Cycle #2: $\overline{CE}$ and $\overline{OE}$ Controlled [17, 18]




Figure 7. SRAM Write Cycle #1: $\overline{WE}$ Controlled [18, 19, 20]





Figure 8. SRAM Write Cycle #2: $\overline{CE}$ Controlled [18, 19, 20]



Note
17. $\overline{WE}$ must be HIGH during SRAM read cycles.
18. $\overline{HSB}$ must remain HIGH during READ and WRITE cycles.
19. If $\overline{WE}$ is low when $\overline{CE}$ goes low, the outputs remain in the high impedance state.
20. $\overline{CE}$ or $\overline{WE}$ must be $\geq V_{IH}$ during address transitions.


[+] Feedback

AutoStore/Power-Up RECALL

Parameters	Description	CY14B256LA		Unit
		Min	Max	
$t_{HRECALL}$ [21]	Power-up RECALL duration	–	20	ms
t_{STORE} [22]	STORE cycle duration	–	8	ms
t_{DELAY} [23]	Time allowed to complete SRAM write cycle	–	25	ns
V_{SWITCH}	Low voltage trigger level	–	2.65	V
$t_{VCCRISE}$ [24]	V_{CC} rise time	150	–	µs
V_{HDIS} [24]	$\overline{HSB}$ output disable voltage	–	1.9	V
t_{LZHSB} [24]	$\overline{HSB}$ to output active time	–	5	µs
t_{HHHD} [24]	$\overline{HSB}$ high active time	–	500	ns

Switching Waveforms

Figure 9. AutoStore or Power-Up RECALL[25]



Notes
21. $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH}.
22. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
23. On a Hardware Store and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}.
24. These parameters are guaranteed by design and are not tested.
25. Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH}.
26. During power-up and power-down, $\overline{HSB}$ glitches when $\overline{HSB}$ pin is pulled up through an external resistor.

[+] Feedback

Software Controlled STORE/RECALL Cycle

Parameters[27, 28]	Description	25 ns		45 ns		Unit
		Min	Max	Min	Max	
t_{RC}	STORE/RECALL initiation cycle time	25	–	45	–	ns
t_{SA}	Address setup time	0	–	0	–	ns
t_{CW}	Clock pulse width	20	–	30	–	ns
t_{HA}	Address hold time	0	–	0	–	ns
t_{RECALL}	RECALL duration	–	200	–	200	µs

Switching Waveforms

Figure 10. $\overline{CE}$ and $\overline{OE}$ Controlled Software STORE/RECALL Cycle[28]





Figure 11. Autostore Enable / Disable Cycle



Notes
27. The software sequence is clocked with $\overline{CE}$ controlled or $\overline{OE}$ controlled reads.
28. The six consecutive addresses must be read in the order listed in Table 2 on page 6. $\overline{WE}$ must be HIGH during all six consecutive cycles.
29. DQ output data at the sixth read may be invalid since the output is disabled at t_{DELAY} time.

[+] Feedback

Hardware STORE Cycle

Parameters	Description	CY14B256LA		Unit
		Min	Max	
t_{DHSB}	$\overline{HSB}$ to output active time when write latch is not set	–	25	ns
t_{PHSB}	Hardware STORE pulse width	15	–	ns
t_{SS} [30, 31]	Soft sequence processing time	–	100	µs

Switching Waveforms

Figure 12. Hardware STORE Cycle[32]





Figure 13. Soft Sequence Processing[30, 31]



Notes
30. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
31. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
32. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

[+] Feedback

Truth Table For SRAM Operations

$\overline{HSB}$ must remain HIGH for SRAM operations.

Table 3. Truth Table


$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High-Z	Deselect/power-down	Standby
L	H	L	Data out (DQ_0–DQ_7);	Read	Active
L	H	H	High-Z	Output disabled	Active
L	L	X	Data in (DQ_0–DQ_7);	Write	Active

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B256LA-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B256LA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B256LA-SP25XIT	51-85061	48-pin SSOP	
	CY14B256LA-SP25XI	51-85061	48-pin SSOP	
	CY14B256LA-SZ25XIT	51-85127	32-pin SOIC	
	CY14B256LA-SZ25XI	51-85127	32-pin SOIC	
45	CY14B256LA-SP45XIT	51-85061	48-pin SSOP	
	CY14B256LA-SP45XI	51-85061	48-pin SSOP	
	CY14B256LA-SZ45XIT	51-85127	32-pin SOIC	
	CY14B256LA-SZ45XI	51-85127	32-pin SOIC	

All the above parts are Pb-free.


Ordering Code Definition



[+] Feedback

Package Diagrams


Figure 14. 44-Pin TSOP II (51-85087)



51-85087 *C

Package Diagrams (continued)


Figure 15. 48-Pin SSOP (51-85061)



[+] Feedback

Package Diagrams (continued)

Figure 16. 32-Pin SOIC (51-85127)



51-85127 *B

[+] Feedback

Acronyms

Acronym	Description
CMOS	Complementary metal oxide semiconductor
EIA	Electronic Industries Alliance
I/O	Input/output
nvSRAM	Nonvolatile static random access memory
RoHS	Restriction of Hazardous Substances
RWI	Read and write inhibited
SSOP	Shrink small-outline package
SOIC	Small-outline integrated circuit
TSOP	Thin small outline package

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
Hz	Hertz
kbit	1024 bits
kHz	kilohertz
KΩ	kilo ohms
µA	microamperes
mA	milliampere
µF	microfarads
MHz	megahertz
µs	microseconds
ms	millisecond
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts

Document History Page

Document Title: CY14B256LA 256-Kbit (32 K × 8) nvSRAM Document Number: 001-54707				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	2746918	GVCH/AESA	07/31/2009	New Datasheet
*A	2772059	GVCH/PYRS	09/30/2009	Updated Software STORE, RECALL and Autostore Enable, Disable soft sequence
*B	2829117	GVCH	12/16/09	Updated STORE cycles to QuantumTrap from 200K to 1 Million Updated 48-pin SSOP package diagram Added Contents. Moved to external web
*C	2894560	GVCH	03/18/10	Added more clarity on $\overline{HSB}$ pin operation Updated $\overline{HSB}$ pin operation in Figure 9 and updated footnote 21 Removed from ordering information table. CY14B256LA-ZS25XIT, CY14B256LA-ZS25XI, CY14B256LA-ZS45XIT, CY14B256LA-ZS45XI Updated package diagram for spec 51-85061 and 51-85087. Updated copyright section. Updated links under section sales, solutions, and legal information.
*D	2995066	GVCH	07/28/2010	Added CY14B256LA-ZS25XI part to ordering information table.
*E	3074570	GVCH	10/29/10	Added CY14B256LA-ZS25XIT part to ordering information table. Added Document Conventions table
*F	3143330	GVCH	01/17/2011	Fixed typo in Figure 9.

[+] Feedback

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products		PSoC Solutions
Automotive	cypress.com/go/automotive	psoc.cypress.com/solutions
Clocks & Buffers	cypress.com/go/clocks	PSoC 1 | PSoC 3 | PSoC 5
Interface	cypress.com/go/interface	
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc	
Memory	cypress.com/go/memory	
Optical & Image Sensing	cypress.com/go/image	
PSoC	cypress.com/go/psoc	
Touch Sensing	cypress.com/go/touch	
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

All products and company names mentioned in this document may be the trademarks of their respective holders.