


Features

- Complete Receiver Front-End
- Stepped LNA/Mixer Gain Control
- Adjustable LNA/Mixer Bias Current
- Adjustable LNA/Mixer IIP3
- Meets IMD Tests with Three Gain States/Two Logic Control Lines

Applications

- CDMA/FM (AMPS) Systems
- Dual-Mode TACS/JCDMA Systems
- General Purpose Downconverter
- Commercial and Consumer Systems
- Portable Battery-Powered Equipment



Functional Block Diagram

Product Description

The RF2461 is a receiver front-end designed for the receive section of dual-mode CDMA/FM cellular applications. It is designed to amplify and downconvert RF signals, while providing 30dB of stepped gain control range. Features include digital control of LNA gain, mixer gain, and power down mode. Another feature of the chip is adjustable IIP3 of the LNA and mixer using an off-chip current setting resistor. Noise figure, IP3, and gain are designed to be compatible with the IS-98B interim standard for CDMA cellular communications. The IC is manufactured on an advanced Silicon Germanium Bi-CMOS process and is assembled in a 4mmx4mm, 20-pin, QFN package.

Ordering Information

RF2461PCBA-41X Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|--------------------------------------|---|-------------------------------------|-----------------------------------|
| ☐ GaAs HBT | ☒ SiGe BiCMOS | ☐ GaAs pHEMT | ☐ GaN HEMT |
| ☐ GaAs MESFET | ☐ Si BiCMOS | ☐ Si CMOS | |
| ☐ InGaP HBT | ☐ SiGe HBT | ☐ Si BJT | |

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.5 to +5.0	V _{DC}
Input LO and RF Levels	+6	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective2002/95/EC (at time of this document revision).






The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.






Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Overall					T = 25 °C, V _{CC} = 3.0V
RF Frequency Range	800	869 to 894	1000	MHz	
		832 to 870			
LO Frequency Range	700	954 to 979	1000	MHz	
		722 to 760			
IF Frequency Range	0.1		250	MHz	
Power Down Current			10	μA	
LNA - CDMA/JCDMA					LNA Gain = 1
Gain	14.0	15.0	16.0	dB	IPSET = 1
	13.5	14.5	15.0	dB	IPSET = 0
Noise Figure		1.8	2	dB	IPSET = 1
		1.8	2	dB	IPSET = 0
Input IP3	+9.0	+11.0		dBm	IPSET = 1
	+7.0	+9.0		dBm	IPSET = 0
Current		6.5		mA	IPSET = 1
		5.0		mA	IPSET = 0
LNA Bypass - CDMA/JCDMA					LNA Gain = 0
Gain	-8	-6		dB	
Noise Figure		6	8	dB	
Input IP3	+16.0	+18.0		dBm	
Current		0		mA	
Mixer - CDMA					3kΩ balanced load. IIP3 is adjustable. Decreasing R4/R5 will increase IIP3. LO = 965 MHz @ -10 dBm, IF = 85.38 MHz
Gain	13	14.5		dB	Mixer Preamp ON, Mix Gain = 1
	4	5.8		dB	Mixer Preamp OFF, Mix Gain = 0
Noise Figure		5.5	7	dB	Mixer Preamp ON, Mix Gain = 1
		13	14	dB	Mixer Preamp OFF, Mix Gain = 0
Input IP3	+3.0	+4.0		dBm	Mixer Preamp ON, Mix Gain = 1
	+13.0	+14.0		dBm	Mixer Preamp OFF, Mix Gain = 0
Current		21		mA	Mixer Preamp ON, Mix Gain = 1
		18		mA	Mixer Preamp OFF, Mix Gain = 0
Mixer - JCDMA					3kΩ balanced load. IIP3 is adjustable. Decreasing R4/R5 will increase IIP3. LOIN = 741 MHz @ -4 dBm, IF = 110 MHz

Gain	12	13		dB	Mixer Preamp ON, Mix Gain = 1
	2.5	4.0		dB	Mixer Preamp OFF, Mix Gain = 0
Noise Figure		5.5	7	dB	Mixer Preamp ON, Mix Gain = 1
		13	14	dB	Mixer Preamp OFF, Mix Gain = 0
Input IP3	+2.0	+3.0		dBm	Mixer Preamp ON, Mix Gain = 1
	+10.0	+12.0		dBm	Mixer Preamp OFF, Mix Gain = 0
Current		24		mA	Mixer Preamp ON, Mix Gain = 1
		21		mA	Mixer Preamp OFF, Mix Gain = 0


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Local Oscillator Input					
Input Level		-10		dBm	
LO to IF Isolation		-70		dB	
LO to LNA Isolation		-60		dB	Any gain state.
Power Supply					
Voltage	2.65	3.0	3.15	V	
Cascade - High Gain Mode					LNA High Gain/Mixer High Gain. LNA Gain = 1, Mix Gain = 1. Assumes 3dB Image filter insertion loss.
Gain	23.5	26	28	dB	
Noise Figure		2.4		dB	
Input IP3	-11	-9	0	dBm	
Current		26		mA	
Cascade - Mid Gain Mode					LNA High Gain/Mixer Low Gain. LNA Gain = 1, Mix Gain = 0. Assumes 3dB Image filter insertion loss.
Gain		16.5		dB	
Noise Figure		4.9		dB	
Input IP3		0		dBm	
Current		23		mA	
Cascade - Low Gain Mode					LNA Low Gain/Mixer High Gain. LNA Gain = 0, Mix Gain = 1. Assumes 3dB Image filter insertion loss.
Gain		4		dB	
Noise Figure		15.5		dB	
Input IP3		11.8		dBm	
Current		22		mA	
Cascade - Ultra-Low Gain Mode					LNA Low Gain/Mixer Low Gain. LNA Gain = 0, Mix Gain = 0. Assumes 3dB Image filter insertion loss.
Gain	-7	-4.5	-3	dB	
Noise Figure		22.5		dB	
Input IP3	+14	+20	40	dBm	
Current		18		mA	

Cellular CDMA, IPSET=1			
Mode	LNA GAIN	MIX GAIN	
High Gain	1	1	Recommended for IMD Tests 1 and 2
Mid Gain	1	0	Recommended for IMD Tests 3 and 4
Low Gain	0	1	Recommended for IMD Tests 5 and 6
Ultra-Low Gain	0	0	Alternative Lowest Current Mode for IMD Tests 5 and 6


Pin	Function	Description	Interface Schematic
1	LNA GAIN	Controls the bypass feature of the LNA. A logic low (<1.0V) selects the bypass mode. A logic high (>2.0V) turns on the LNA.	
2	MIX GAIN	Controls the bypass feature of the mixer preamp. A logic low (<1.0V) selects the bypass mode. A logic high (>2.0V) turns on the preamp.	
3	LNA IN	LNA input pin.	
4	VCC1	VCC pin for all circuits except the LO. Buffer/bias circuitry.	
5	GND1B	LNA emitter. This pin provides the DC path to ground for the LNA. A lumped element or a transmission line inductor can be placed between this pin and ground to degenerate the LNA. This will decrease the gain and increase the IP3 of the LNA. As the value of inductance is increased, these effects will become more pronounced.	
6	LNA OUT	LNA output pin.	See pin 3.
7	ISET2	An external resistor R2 connected to this pin sets the current of the preamp and the mixer.	
8	ISET1	An external resistor R3 connected to this pin sets the current of the LNA when IP SET is high (see pin 19).	
9	GND3B	Ground pin for preamp circuit. A 3.3nH inductor is used between pin 9 and ground to degenerate the mixer preamp. Degenerating the preamp will reduce the gain, increase the IP3 and affect the preamp input impedance.	
10	MIX IN	Mixer preamp input pin.	See pin 9.
11	IF1-	Second differential output pin for the first mixer.	See pin 12.
12	IF1+	First differential output pin for the first mixer. Open collector. A current combiner external network performs a differential to single-ended conversion and sets the output impedance. A DC blocking cap must be present if the IF filter input has a DC path to ground. Mixer (IF2+ and IF-) needs to "see" a differential impedance between 2kΩ to 4kΩ.	
13	BYPASS	Bypass pin for the LO bias reference.	
14	IF2-	Second differential output pin for the second mixer.	See pin 15.

Pin	Function	Description	Interface Schematic
15	IF2+	First differential output pin for the second mixer. Open collector. A current combiner external network performs a differential to single-ended conversion and sets the output impedance. A DC blocking cap must be present if the IF filter input has a DC path to ground. Mixer (IF2+ and IF2-) needs to “see” a differential impedance between 2kΩ to 4kΩ.	
16	VCC2	VCC pin for the LO buffer/bias circuitry.	
17	LO IN	LO limiter input pin.	
18	ENABLE	This pin is used to enable or disable the RF2461. A logic high (>2.0V) enables the circuitry. A logic low (<1.0V) disables the circuitry.	
19	IP SET	Controls the setting of the LNA current. A logic low (<1.0V) selects the internal resistance (49.5kΩ), resulting in an LNA current of 5mA. A logic high (>2.0V) selects the external resistance at pin 8.	
20	IF SEL	Determines which IF port is active. A logic low (<1.0V) activates IF1 and deactivates IF2. A logic high (>2.0V) activates IF2 and deactivates IF1. Mixers are identical. Either IF output may be used for CDMA or AMPS applications.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with multiple vias.	

Package Drawing
QFN, 20-PIN, 4x4



Application Schematic



Output Interface Network

L1, C1, and R form a current combiner which performs a differential to single-ended conversion at the IF frequency and sets the output impedance. In most cases, the resonance frequency is independent of R and can be set according to the following equation:

$$f_{IF} = \frac{1}{2\pi\sqrt{\frac{L1}{2}(C1 + C_{EQ})}}$$

Where C_{EQ} is the equivalent stray capacitance and capacitance looking into pins 11 and 12. An average value to use for C_{EQ} is 2.5 pF to 3 pF.

R can then be used to set the output impedance according to the following equation:

$$R = \left(\frac{1}{4 \cdot R_{OUT}} - \frac{1}{R_P} \right)^{-1}$$

where R_{OUT} is the desired output impedance and R_P is the parasitic equivalent parallel resistance of L1.


C1 should be chosen as high as possible (not greater than 15 pF), while maintaining an R_P of L1 that allows for the desired R_{OUT} .

L2 and C2 serve dual purposes. L2 serves as an output bias choke, and C2 serves as a series DC block.


In addition, L2 and C2 may be chosen to form an impedance matching network if the input impedance of the IF filter is not equal to R_{OUT} . Otherwise, L2 is chosen to be large, and C2 is chosen to be large if a DC path to ground is present in the IF filter, or omitted if the filter is DC blocked.

Evaluation Board Schematic - CDMA LO@965MHz, RF@880MHz, IF@85MHz

(Download [Bill of Materials](http://www.rfmd.com) from www.rfmd.com.)




Evaluation Board Schematic - JCDMA LO@741MHz, RF@851MHz, IF@110MHz




Evaluation Board Layout Board Size 2.0" x 2.0"

Board Thickness 0.031", Board Material FR-4, Multi-Layer


Assembly




Top







Power Plane 1



Back





Condition T=25°C, VCC=2.75V, RF=880 and 881MHz, LO=965MHz @-10dBm

