



MP7524A

CMOS

Buffered Multiplying 8-Bit
Digital-to-Analog Converter

FEATURES

- I_{OUT} Pin Voltages are User Definable
- Improved Isolation of Analog from Digital Ground
- Full Four-Quadrant Multiplication
- On-chip Bus Interface Logic
- +5 V to +15 V V_{DD} Operation
- Low Power Consumption
- Monotonicity Guaranteed (Full Temperature Range)
- Use in Single Supply Design Designs
- 3 V Version: MP75L24

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments
- Disk Drives

GENERAL DESCRIPTION

The MP7524A is a low cost, 8-bit CMOS Digital-to-Analog Converter designed for direct interface to most microprocessors.


The MP7524A is pin-to-pin compatible to the MP7524. In addition, the $I_{OUT1,2}$ pins may be taken to a non-ground voltage. This allows its use in single supply circuits. The I_{OUT2} current is 1 LSB higher than that of the MP7524.

Basically an 8-bit DAC with input latches, the MP7524A's

load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the MP7524A provides accuracy to 1/8 LSB with power dissipation of only 10mW.

Featuring operation from +5 V to +15 V, the MP7524A interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP7524A an ideal choice for many microprocessor controlled gain setting and signal control applications.

SIMPLIFIED BLOCK DIAGRAM




**3 Segment D/A Converter with Termination to I_{OUT2}
Logical "1" at Digital Input Steers Current to I_{OUT1}**

ORDERING INFORMATION


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	-40 to +85°C	MP7524AAN	± 1/2	± 1	± 0.6
Plastic Dip	-40 to +85°C	MP7524ABN	± 1/4	± 1	± 0.6
Plastic Dip	-40 to +85°C	MP7524ACN	± 1/8	± 1	± 0.6
SOIC	-40 to +85°C	MP7524AAR	± 1/2	± 1	± 0.6
SOIC	-40 to +85°C	MP7524ABR	± 1/4	± 1	± 0.6
SOIC	-40 to +85°C	MP7524ACR	± 1/8	± 1	± 0.6

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



16 Pin PDIP (0.300")



16 Pin SOIC (Jedec, 0.150")

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	I _{OUT1}	Current Output 1
2	I _{OUT2}	Current Output 2
3	GND	Ground
4	DB7	Data Input Bit 7 (MSB)
5	DB6	Data Input Bit 6
6	DB5	Data Input Bit 5
7	DB4	Data Input Bit 4
8	DB3	Data Input Bit 3

PIN NO.	NAME	DESCRIPTION
9	DB2	Data Input Bit 2
10	DB1	Data Input Bit 1
11	DB0	Data Input Bit 0 (LSB)
12	$\overline{CS}$	Chip Select
13	$\overline{WR}$	Write
14	V _{DD}	Power Supply
15	V _{REF}	Reference Input
16	R _{FB}	Feedback Resistance

ELECTRICAL CHARACTERISTICS

($V_{DD} = +5\text{ V}$, $V_{REF} = +10\text{ V}$ unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE¹								
Resolution (All Grades)	N	8			8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity
A				±1/2		±1/2		
B				±1/2		±1/2		
C				±1/2		±1/2		
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
A				±1		±1		
B				±1		±1		
C				±1		±1		
Gain Error	GE			±1.0		±1.4	% FSR	Using Internal R_{FB} Digital Inputs = V_{INH}
Power Supply Rejection Ratio	PSRR			±800		±1600	ppm/%	$ \Delta\text{Gain}/\Delta V_{DD} $ $\Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH}
Output Leakage Current (Pin 1)	I_{OUT1}			±50nA		±400nA	nA	Digital Inputs = V_{INL}
DYNAMIC PERFORMANCE								
Current Settling Time ²	t_S			100		150	ns	$R_L = 100\Omega$, $C_L = 10\text{pF}$
AC Feedthrough at I_{OUT1} ²	F_T			±1/2		±1	LSB	Full Scale Change to 1/2 LSB $V_{REF} = 100\text{kHz}$, 20 Vp-p, sinewave
at I_{OUT2}				±1/2		±1	LSB	DB0-DB7 = 0 V, $\overline{CS} = \overline{WR} = 0\text{ V}$
REFERENCE INPUT								
Input Resistance	R_{IN}	5		20	5	20	k Ω	
DIGITAL INPUTS³								
Logical "1" Voltage	V_{IH}	+2.4			+2.4		V	
Logical "0" Voltage	V_{IL}			+0.8		+0.8	V	
Input Leakage Current	I_{LKG}			±1		±10	μA	
Input Capacitance ²	C_{IN}			20		20	pF	$V_{IN} = 0\text{ V}$
ANALOG OUTPUTS²								
Output Capacitance	C_{OUT1}			70		70	pF	DAC Inputs all 1's
	C_{OUT1}			30		30	pF	DAC Inputs all 0's
	C_{OUT2}			20		20	pF	DAC Inputs all 1's
	C_{OUT2}			60		60	pF	DAC Inputs all 0's
POWER SUPPLY⁵								
Supply Current	I_{DD}		1	2		2	mA	All digital inputs = 0 V or all = 5 V
			1	2		2	mA	All digital inputs = V_{IL} or all = V_{IH}

ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS^{2, 4}							
Chip Select to Write Set-Up Time	t _{CS}	170			220	ns	
Chip Select to Write Hold Time	t _{CH}	0			0	ns	
Data Valid to Write Set-Up Time	t _{DS}	135			170	ns	
Data Valid to Write Hold Time	t _{DH}	10			10	ns	
Write Pulse Width	t _{WR}	170			220	ns	
VOLTAGE MODE OPERATION^{2, 6}							
Integral Nonlinearity Error @ V _{REF}	INL			1		LSB	I _{OUT1} = 1.5 V I _{OUT2} = 0 V

NOTES:

- ¹ Full Scale Range (FSR) is 10V for unipolar mode and $\pm 10V$ for bipolar.
- ² Guaranteed but not production tested.
- ³ Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- ⁴ See timing diagram.
- ⁵ Specified values guarantee functionality. Refer to other parameters for accuracy.
- ⁶ Refer to Figure 7.

Specifications are subject to change without notice

ELECTRICAL CHARACTERISTICS

(VDD = + 15 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min	Max	Units	Test Conditions/Comments
STATIC PERFORMANCE¹								
Resolution (All Grades)	N	8			8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity
A				±1/2		±1/2		
B				±1/4		±1/4		
C				±1/8		±1/8		
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
A				±1		±1		
B				±1		±1		
C				±1		±1		
Gain Error	GE			±0.5		±0.6	% FSR	Using Internal R _{FB} Digital Inputs = V _{INH}
Power Supply Rejection Ratio	PSRR			±200		±400	ppm/%	ΔGain/ΔV _{DD} ΔV _{DD} = ± 10% Digital Inputs = V _{INH}
Output Leakage Current (Pin 1)	I _{OUT1}			±50nA		±400nA	nA	Digital Inputs = V _{INL}
DYNAMIC PERFORMANCE								
Current Settling Time ²	t _S			50		100	ns	RL=100Ω, CL=13pF Full Scale Change to 1/2 LSB
AC Feedthrough at I _{OUT1} ²	FT			±0.50		±1.00	LSB	V _{REF} = 10kHz, 20 Vp-p, sinewave
at I _{OUT2}				±0.50		±1.00	LSB	DB0 - DB7 = 0 V, CS = WR = 0 V
REFERENCE INPUT								
Input Resistance	R _{IN}	5		20	5	20	kΩ	
DIGITAL INPUTS³								
Logical "1" Voltage	V _{IH}	+13.5			+13.5		V	
Logical "0" Voltage	V _{IL}			+1.5		+1.5	V	
Input Leakage Current	I _{LKG}			±1		±10	μA	
Input Capacitance ²	C _{IN}			20		20	pF	
ANALOG OUTPUTS²								
Output Capacitance	C _{OUT1}			70		70	pF	DAC Inputs all 1's
	C _{OUT1}			30		30	pF	DAC Inputs all 0's
	C _{OUT2}			20		20	pF	DAC Inputs all 1's
	C _{OUT2}			60		60	pF	DAC Inputs all 0's
POWER SUPPLY								
Supply Current	I _{DD}		1	2		2	mA	All digital inputs = 0 V or all = 15 V
			1	2		2	mA	All digital inputs = V _{IL} or all = V _{IH}

ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS^{2, 4}							
Chip Select to Write Set-Up Time	t _{CS}	100			130	ns	
Chip Select to Write Hold Time	t _{CH}	0			0	ns	
Data Valid to Write Set-Up Time	t _{DS}	60			80	ns	
Data Valid to Write Hold Time	t _{DH}	10			10	ns	
Write Pulse Width	t _{WR}	100			130	ns	
VOLTAGE MODE OPERATION^{2, 6}							
Integral Nonlinearity Error @ V _{REF}	INL			1		LSB	I _{OUT1} = 3V I _{OUT2} = 0V

NOTES:

- 1 Full Scale Range (FSR) is 10V for unipolar mode and $\pm 10V$ for bipolar.
- 2 Guaranteed but not production tested.
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagram.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 6 Refer to Figure 7.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)^{1, 2}

V _{DD} to GND	-0.5, +17 V	Storage Temperature	-65°C to +150°C
Digital Input Voltage to GND (2)	GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds)	+300°C
I _{OUT1} , I _{OUT2} to GND	-0.5 to 7 V	Package Power Dissipation Rating to 75°C	
V _{REF} to GND	± 25 V	PDIP, SOIC	700mW
V _{RFB} to GND	± 25 V	Derates above 75°C	10mW/°C

NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

APPLICATION NOTES




Figure 1. Single Supply Operation with 2.5 V to 5 V Swing

The R-2R ladder termination resistor on the MP7524A is internally connected to I_{OUT2} instead of ground as in the MP7524. This configuration allows the use of the DAC in the single supply current steering mode, where I_{OUT2} is biased above ground level.

Figure 2. shows the generalized configuration.




Figure 2. Single Supply Operation in Current Switching Mode

The advantage of this single supply configuration over the voltage switching mode is the greater flexibility with which the

output voltage swing can be defined. A low impedance reference bias voltage is needed. Unlike the voltage switching mode which has a minimum output voltage of 0V, the current steering mode allows for output swings that do not have to approach the rail voltages. The describing equation for this configuration is:

$$V_{OUT} = \frac{D}{256} (V_{BIAS} - V_{IN}) + V_{BIAS}$$

where D = decimal equivalent of the DAC digital input code
 V_{BIAS} is a voltage reference: $0\text{ V} \leq V_{BIAS} \leq 2.5\text{ V}$ for best linearity.

V_{IN} is a bipolar input voltage

By choosing the proper V_{BIAS} and V_{IN} , the output voltage can be set in the range between V_{BIAS} and $2V_{BIAS} - V_{IN}$. For example, for $V_{DD} = 5\text{ V}$ & $V_{CC} = 15\text{ V}$, select $V_{IN} = 0\text{ V}$ and $V_{BIAS} = 2.5\text{ V}$. This will result in a swing of 2.5 V to 5 V.




Figure 3. Microcontroller Interface

INTERFACE LOGIC INFORMATION

Mode Selection

MP7524A mode selection is controlled by the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ inputs.

Write Mode

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both LOW, the MP7524A is in the WRITE mode, and the MP7524A analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP7524A acts like a non-latched input D/A converter.

Hold Mode

When either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ is HIGH, the MP7524A is in the HOLD mode. The MP7524A analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assuming the high state.

$\overline{\text{CS}}$	$\overline{\text{WR}}$	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
H	X	Hold	Data Bus (DB0-DB7) is locked out
X	H	Hold	DAC holds last data present when $\overline{\text{WR}}$ assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table




Figure 4. Write Cycle Timing Diagram

MICROPROCESSOR INTERFACE

MP7524A/8080A Interface

Figure 5. shows the MP7524A used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP7524A $\overline{\text{WR}}$ input is connected to the 8228 system data bus outputs. The $\overline{\text{CS}}$ input is connected to the system address decoding logic. Note that pull-up resistors R3 and R4 are required to ensure that the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 6. Data is loaded into the MP7524A when the $\overline{\text{WR}}$ and $\overline{\text{CS}}$ inputs are both LOW. The data is latched into the MP7524A when $\overline{\text{WR}}$ returns HIGH. MP7524A updating is accomplished by using any of the 8080A memory write instructions.

The MP7524A can also be addressed and loaded as an isolated Output Device by connecting the MP7524A $\overline{\text{WR}}$ input to the 8228 $\overline{\text{I/O W}}$ terminal (instead of MEMW).




Figure 5. MP7524A/8080A Interface




Figure 6. Timing Diagram




Figure 7. Voltage Mode Operation