

3A Ultra Low Dropout Linear Regulator

General Description

The uP8801S is a 3A ultra low dropout linear regulator specifically designed for motherboard, notebook and graphic card applications. This device works with dual supplies, a control input for the control circuitry and a power input as low as 1.2V for providing current to output. The uP8801S delivers high-current and ultra-low-drop output voltage as low as 0.8V for applications where V_{OUT} is very close to V_{IN} .

The uP8801S features comprehensive control and protection functions: a power on reset (POR) circuit for monitoring both control and power inputs for proper operation; an EN input for enabling or disabling the device, a power OK with time delay for indicating the output voltage status, a foldback current limit function, and a thermal shutdown function.

The uP8801S is available in PSOP - 8L or WDFN3x3 - 10L packages with very low thermal resistance.

Applications

- Desktop PCs, Notebooks, and Workstations
- Graphic Cards
- Low Voltage Logic Supplies
- Microprocessor and Chipset Supplies
- Split Plane Microprocessor Supplies
- Advanced Graphics Cards Supplies
- SoundCards and Auxiliary Power Supplies
- SMPS Post Regulators

Features

- Works with 1.2V~5.5V V_{IN}
 - Adjustable Output Voltage, Down to 0.8V
 - 1.5% Initial Accuracy
 - Excellent Line and Load Regulation
- 3A Guaranteed Output Current
 - 300mV @ 3A Dropout Voltage
- Very Low On-Resistance
 - 100mΩ typical
- V_{OUT} Pull Low Resistance when Disabled
- V_{OUT} Power OK Signal
- Fast Transient Response
- Low External Component Count
- Low Cost and Easy to Use
- Over Current and Over Temperature Protection
- RoHS Compliant and Halogen Free

Ordering Information




Order Number	Package	Top Marking
uP8801SSW8	PSOP-8L	uP8801S
uP8801SDDA	WDFN3x3-10L	uP8801S

Note:

(1) Please check the sample/production availability with uPI representatives.

(2) uPI products are compatible with the current IPC/JEDEC J-STD-020 requirement. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.


Pin Configuration & Typical Application Circuit



Functional Pin Description

Pin No.		Name	Pin Function
SSW8	SDDA		
1	5	POK	Power OK Indication. This pin is an open-drain output and is set high impedance once V_{OUT} reaches 92% of its rating voltage.
2	6	EN	Enable Input. Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. If this pin is left floating, the regulator will enter shutdown mode.
3	7, 8, 9	VIN	Input Voltage. This is the drain input to the power device that supplies current to the output pin. Large bulk capacitors with low ESR should be placed physically close to this pin to prevent the input rail from dropping during large load transient. A 4.7uF ceramic capacitor is recommended at this pin. V_{IN} cannot be forced higher than V_{CNTL} otherwise the current limit function may be false triggered and disable the output voltage.
4	10	CNTL	Supply Input for Control Circuit. This pin provides bias voltage to the control circuitry and driver for the pass transistor. The driving capability of output current is proportioned to the V_{CNTL} . For the device to regulate, the voltage on this pin must be at least 1.5V greater than the output voltage, and no less than V_{CNTL_MIN} . V_{CNTL} input voltage must be ready before VIN I input voltage.
5	--	NC	Not Internally Connected.
6	1, 2, 3	VOUT	Output Voltage. This pin is power output of the device. A pull low resistance exists when the device is disabled by pulling low the EN pin. To maintain adequate transient response to large load change, typical value of 1000uF Al electrolytic capacitor with 10uF ceramic capacitors are recommended to reduce the effects of current transients on VOUT.
7	4	FB	Feedback Voltage. This pin is the inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage as $V_{OUT} = 0.8 \times (R1 + R2) / R1$ (V)
8	--	GND	Ground.
Exposed Pad			Ground. The exposed pad acts the dominant power dissipation path and should be soldered to well designed PCB pads as described in the <i>Application Informations Chapter</i> .

Functional Block Diagram



Functional Description

Definitions

Some important terminologies for LDO are specified below.

Dropout Voltage

The input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 2% below its nominal value. Dropout voltage is affected by junction temperature, load current and minimum input supply requirements.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected.

Load Regulation

The change in output voltage for a change in load current at constant chip temperature. The measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected.

Maximum Power Dissipation

The maximum total device dissipation for the regulator will operate within specifications.

Quiescent Bias Current

Current which is used to operate the regulator chip is not delivered to the load.

The quiescent current I_Q is defined as the supply current used by the regulator itself that does not pass into the load. It typically includes all bias currents required by the LDO and any drive current for the pass transistor.

Initialization

The uP8801S automatically initiates upon the receipt of supply voltage and power voltage. A power on reset circuit continuously monitors VIN and CNTL pins voltages with rising threshold levels of 0.6V and 2.7V respectively.

Chip Enable and Soft Start

The uP8801S features an enable pin for enable/disable control of the chip. Pulling V_{EN} lower than 0.4V disables the chip and reduces its quiescent current down to 20uA. When disabled, an internal MOSFET of $50\Omega R_{DS(ON)}$ turns on to pull output voltage to ground. Pulling V_{EN} higher than 1.4V enables the output voltage, providing POR is recognized. The uP8801S features soft start function that limits inrush current for charging the output capacitors. The soft start time is typically 1ms.

Output Voltage Programming

Figure 1 shows a typical application of 2.5V to 1.8V conversion with a 5.0V control supply. The output voltage is sensed through a voltage divider and regulated to internal reference voltage V_{REF} . The output voltage is programmed as:

$$V_{OUT} = V_{REF} \times (R_1 + R_2) / R_1 = 0.8V \times (22.5k/10k) = 1.8V$$

It's recommended to maintain 50-100uA through the output divider network for a tight load and line regulation. The internal voltage reference is $V_{REF} = 0.8V$ with 1.5% initial accuracy. This commands the use of 0.5% or better accuracy resistors to build a precision power supply.




Figure 1. Typical application of 2.5V to 1.8V conversion with a 5.0V control supply

Over Current and Short Circuit Protection

The uP8801S features a foldback over current protection function as shown in Figure 2. The current limit threshold level is proportional to V_{OUT}/V_{NOM} and is typically 4A when $V_{OUT} = V_{NOM}$, where V_{NOM} is the target output voltage. If the output continuously demands more current than the maximum current, output voltage will eventually drop below its nominal value. This, in turns, will lower its OCP threshold level. This will limit power dissipation in the device when over current limit happens.

When output short circuit occurs, the uP8801S will try to rebuild the output voltage with maximum allowable current as shown if Figure 3. The duty cycle is about 10% and the averaged short circuit current is about 400mA.





Figure 2. Current Limit Behavior



Time : 2ms/Div

Figure 3. Output Short Circuit Protection

Absolute Maximum Rating

(Note 1)

Control Input Voltage V_{CNTL}	-----	-0.3V to +7V
Power Input Voltage V_{IN}	-----	-0.3V to +7V
Other Pins	-----	-0.3V to ($V_{CNTL} + 0.3V$)
Storage Temperature Range	-----	-65°C to +150°C
Junction Temperature	-----	150°C
Lead Temperature (Soldering, 10 sec)	-----	260°C
ESD Rating (Note 2)		
HBM (Human Body Mode)	-----	2kV
MM (Machine Mode)	-----	200V

Thermal Information

Package Thermal Resistance (Note 3/4)

PSOP - 8L θ_{JA}	-----	47°C/W
PSOP - 8L θ_{JC}	-----	17.9°C/W
WDFN3x3 - 10L θ_{JA}	-----	68°C/W
WDFN3x3 - 10L θ_{JC}	-----	6°C/W
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$		
PSOP - 8L	-----	2.13W
WDFN3x3 - 10L	-----	1.47W

Recommended Operation Conditions

(Note 5)

Operating Junction Temperature Range	-----	-40°C to +125°C
Operating Ambient Temperature Range	-----	-40°C to +85°C
Supply Input Voltage, V_{CNTL}	-----	+3.0V to +5.5V
Power Input Voltage, V_{IN}	-----	+1.0V to V_{CNTL}

Electrical Characteristics

($V_{CNTL} = 5V$, $T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Supply Input Voltage						
Control Input Voltage	V_{CNTL}	$V_{OUT} = V_{REF}$	2.9	--	6	V
POR Threshold	$V_{CNTLRTH}$		2.5	2.7	2.9	V
POR Hysteresis	$V_{CNTLHYS}$		0.1	0.2	--	V
Power Input Voltage	V_{IN}	$V_{OUT} = V_{REF}$	1.0	--	V_{CNTL}	V
Control Input Current in Shutdown	I_{CNTL_SD}	$V_{CNTL} = V_{IN} = 5.0V$, $I_{OUT} = 0A$, $V_{EN} = 0V$	--	20	30	uA
Control Input Current	I_{CNTL}	$V_{CNTL} = V_{IN} = V_{EN} = 5.0V$, $I_{OUT} = 0A$, $V_{OUT} = V_{REF}$	--	0.3	0.6	mA
Quiescent Current	I_Q	$V_{CNTL} = V_{IN} = V_{EN} = 5.0V$, $I_{OUT} = 0A$, $V_{OUT} = V_{REF}$	--	0.3	0.6	mA
Feedback Voltage						
Reference Voltage	V_{REF}	$V_{CNTL} = V_{IN} = V_{EN} = 5.0V$, $I_{OUT} = 0A$, $V_{OUT} = V_{REF}$	0.788	0.8	0.812	V
Feedback Input Current	I_{FB}		--	20	--	nA
V_{IN} Line Regulation	$V_{REF(LINE)}$	$1.2V < V_{IN} < 5.0V$, $V_{CNTL} = V_{EN} = 5.0V$, $I_{OUT} = 0A$, $V_{OUT} = V_{REF}$	--	0.01	0.1	%/V
V_{CNTL} Line Regulation	$V_{REF(CNTL)}$	$3.0V < V_{CNTL} < 5.0V$, $V_{IN} = 1.2V$, $I_{OUT} = 0A$, $V_{OUT} = V_{REF}$	--	0.01	0.1	%/V

Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Feedback Voltage						
Load Regulation (Note6)	$V_{REF(Load)}$	$0mA < I_{OUT} < 3.0A, V_{CNTL} = V_{EN} = 5.0V,$ $V_{IN} = V_{OUT} + 0.5V$	--	0.8	1.5	%/A
On Resistance	$R_{DS(ON)}$	$I_{OUT} = 100mA, V_{CNTL} = V_{EN} = 5.0V, V_{OUT} = 1.6V$	--	100	160	mΩ
Dropout Voltage (Note7)	V_{DROP}	$I_{OUT} = 3A, V_{CNTL} = V_{EN} = 5.0V,$ $V_{IN} = V_{OUT, NOMINAL} - 100mV$	--	300	500	mV
V_{OUT} Pull Low Resistance		$V_{CNTL} = V_{IN} = 5.0V, V_{EN} = 0V,$	--	50	--	Ω
Enable						
Enable High Level	V_{EN}		1.4	--	--	V
Disable Low Level	V_{SD}		--	--	0.4	V
EN Input Impedance	Z_{EN}		--	500	--	kΩ
Output Voltage Ramp Up Time			--	1	--	ms
PWROK						
FB Power OK Threshold	V_{POKTH}	$I_{OUT} = 0A, V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	--	92	--	%
Power OK Hysteresis	V_{POKHYS}	$I_{OUT} = 0A, V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	--	8	--	%
POK Delay Time		From $V_{OUT} > 92\% V_{NOM}$ to POK rising	--	1	--	ms
Over Current Protection						
OCP Threshold Level (Note8)	I_{OCP}	$V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	3.6	4	6	A
Averaged Output Short Circuit Current	I_{SC}	$V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = 0V$	100	440	--	mA
Thermal Protection						
Thermal Shutdown Temperature	T_{SD}	$I_{OUT} = 0A, V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	--	170	--	°C
Thermal Shutdown Hysteresis	T_{SDHYS}	$I_{OUT} = 0A, V_{CNTL} = V_{IN} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	--	30	--	°C

Note 1. Stresses listed as the above *Absolute Maximum Ratings* may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. Devices are ESD sensitive. Handling precaution recommended.

Note 3. θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a low effective thermal conductivity test board of JEDEC 51-5 thermal measurement standard.

Note 4. The case temp location for measuring θ_{JC} is on the top of the package.


Note 5. The device is not guaranteed to function outside its operating conditions.

Note 6. This test item is tested under constant junction temperature which does not exceed absolute maximum ratings. In this test, a 5ms current pulse is applied at the output for measuring required data without exceeding junction temperature AMR.


Note 7. This test item is tested under constant junction temperature which does not exceed absolute maximum ratings. In this test, the dropout voltage is measured as $V_{IN} - V_{OUT}$ where V_{IN} equals $V_{OUT, NOMINAL} - 100mV$, and V_{OUT} decreases lower than $V_{OUT, NOMINAL}$ due to IR drop.

Note 8. OCP threshold level is not guaranteed to function outside its linear region.


Typical Operation Characteristics




Time : 1ms/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, No Load




Time : 400us/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, No Load




Time : 20ms/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, $R_L = 11\Omega$



Time : 10ms/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, $R_L = 11\Omega$




Time : 400us/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, No Load



Time : 4ms/Div
 $V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 470\mu F$, $R_L = 11\Omega$


Typical Operation Characteristics

Load Transient Response




$V_{CNTL} = 5V$, $V_{IN} = 3.3V$, $C_{OUT} = 4.7\mu F$, $I_{OUT} = 0A$ to $1.6A$

Dropout Voltage vs. Output Current




Output Current (A)


Quiescent Current vs. Input Voltage




Enable/Disable Threshold vs. Input Voltage





Output Voltage Line Regulation



Output Voltage Load Regulation



Typical Operation Characteristics



Application Information

The uP8801S is a high performance linear regulator specifically designed to deliver up to 3A output current with very low input voltage and ultra low dropout voltage. With dual-supply configuration, the uP8801S operates with a wide input voltage V_{IN} range from 1.2V to 5.5V and is ideal for applications where V_{OUT} is very close to V_{IN} .

Supply Voltage for Control Circuit V_{CNTL}

Unlike other linear regulators that use a P-Channel MOSFET as the pass transistor, the uP8801S uses an N-Channel MOSFET as the pass transistor. N-Channel MOSFET provides lower on-resistance and better stability meeting stringent requirements of current generation microprocessors and other sensitive electronic devices. The drain of N-Channel MOSFET is connected to V_{IN} and the source is connected to V_{OUT} . This requires that the supply voltage V_{CNTL} for control circuit is at least 1.5V higher than the output voltage to provide enough overdrive capability for the pass transistor thus to achieve low dropout and fast transient response. It is highly recommended to bias the device with 5V voltage source if available.

Use a minimum 1uF ceramic capacitor plus a 10Ω resistor to locally bypass the control voltage.

Input/Output Capacitor Selection

The uP8801S has a fast transient response that allows it to handle large load changes associated with high current applications. Proper selection of the output capacitor and its ESR value determines stable operation and optimizes performance. The typical application circuit shown in Figure 1 was tested with a wide range of different capacitors. The circuit was found to be unconditionally stable with capacitor values from 10uF to 1000uF and ESR ranging from 0.5mΩ to greater than 75mΩ.




Figure 1. Typical Application Circuit

Input capacitor: A minimum of 4.7uF ceramic capacitor is recommended to be placed directly next to the VIN pin.

This allows for the device being some distance from any bulk capacitance on the rail. Additionally, bulk capacitance may be added closely to the input supply pin of the uP8801S to ensure that V_{IN} does not sag, improving load transient response.

Output capacitor: A minimum bulk capacitance of 10uF, along with a 0.1uF ceramic decoupling capacitor is recommended. Increasing the bulk capacitance will improve the overall transient response. The use of multiple lower value ceramic capacitors in parallel to achieve the desired bulk capacitance will not cause stability issues. Although designed for use with ceramic output capacitors, the uP8801S is extremely tolerant of output capacitor ESR values and thus will also work comfortably with tantalum output capacitors.

Thermal Consideration

The uP8801S integrates internal thermal limiting function to protect the device from damage during fault conditions. However, continuously keeping the junction near the thermal shutdown temperature may remain possibility to affect device reliability. It is highly recommended to keep the junction temperature below the recommended operation condition 125°C for maximum reliability.

Power dissipation in the device is calculated as:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{CNTL} \times I_{CNTL}$$

It is adequate to neglect power loss with respect to control circuit $V_{CNTL} \times I_{CNTL}$ when considering thermal management in uP8801S. Take the following moderate operation condition as an example: $V_{IN} = 3.3V$, $V_{OUT} = 1.5V$, $I_{OUT} = 1A$, the power dissipation is:

$$P_D = (3.3V - 1.5V) \times 1A = 1.8W$$

This power dissipation is conducted through the package into the ambient environment, and, in the process, the temperature of the die (T_J) rises above ambient. Large power dissipation may cause considerable temperature raise in the regulator in large dropout applications. The geometry of the package and of the printed circuit board (PCB) greatly influences how quickly the heat is transferred to the PCB and away from the chip. The most commonly used thermal metrics for IC packages are thermal resistance from the chip junction to the ambient air surrounding the package (θ_{JA}):

$$\theta_{JA} = (T_J - T_A) / P_D$$

θ_{JA} specified in the [Thermal Information](#) section is measured in the natural convection at $T_A = 25^\circ C$ on a high effective thermal conductivity test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard. The case point of θ_{JC} is on the exposed pad for PSOP-8L package.

Application Information

Given power dissipation P_D , ambient temperature and thermal resistance θ_{JA} , the junction temperature is calculated as:

$$T_J = T_A + \Delta T_{JA} = T_A + P_D \times \theta_{JA}$$

To limit the junction temperature within its maximum rating, the allowable maximum power dissipation is calculated as:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C , T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. θ_{JA} of PSOP-8 packages is 75°C/W on JEDEC 51-7 (4 layers, 2S2P) thermal test board with minimum copper area. The maximum power dissipation at $T_A = 25^{\circ}\text{C}$ can be calculated as:

$$P_{D(MAX)} = (125^{\circ}\text{C} - 25^{\circ}\text{C}) / 75^{\circ}\text{C/W} = 1.33\text{W}$$

The thermal resistance θ_{JA} highly depends on the PCB design. Copper plane under the exposed pad is an effective heatsink and is useful for improving thermal conductivity. Figure 3 show the relationship between thermal resistance θ_{JA} vs. copper area on a standard JEDEC 51-7 (4 layers, 2S2P) thermal test board at $T_A = 25^{\circ}\text{C}$. A 50mm^2 copper plane reduces θ_{JA} from 75°C/W to 52°C/W and increases maximum power dissipation from 1.33W to 1.9W.




Figure 3. Thermal Resistance θ_{JA} vs. Copper Area




Figure 4. Copper Area of Thermal Pad = 70mm^2 , $\theta_{JA} = 45^{\circ}\text{C/W}$

Figure 4 shows a 70mm^2 copper on a standard JEDEC 51-5 (4 layers, 2S2P+Via) high effective thermal conductivity test board. θ_{JA} of PSOP-8L package is 45°C/W . The maximum power dissipation depends on thermal shutdown temperature $T_{J(MAX)} = 170^{\circ}\text{C}$ and thermal resistance $\theta_{JA} = 45^{\circ}\text{C/W}$ at $T_A = 25^{\circ}\text{C}$ can be calculated as:

$$P_{D(MAX)} = (170^{\circ}\text{C} - 25^{\circ}\text{C}) / 45^{\circ}\text{C/W} = 3.22\text{W}$$

However, it is highly recommended to keep the junction temperature below the recommended operation condition 125°C for maximum reliability.

Figure 5 illustrates the recommended PCB layout for best thermal performance.





Figure 5. Recommended PCB Layout.

Layout Consideration

1. Place a local bypass capacitor as closed as possible to the VIN pin. Use short and wide traces to minimize parasitic resistance and inductance.
2. The exposed pad should be soldered on GND plane with maximum area and with multiple vias to inner layer of ground plane for improving thermal performance.
3. Connect voltage divider directly to the point where regulation is required. Place voltage divider close to the device.

PSOP-8L



Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified.

MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.


TYP: Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.

3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.

WDFN3x3-10L



Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified.

MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.

TYP: Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.

3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.

Important Notice

uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

uPI products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by uPI or its subsidiaries for its use or application of any product or circuit; nor for any infringements of patents or other rights of third parties which may result from its use or application, including but not limited to any consequential or incidental damages. No uPI components are designed, intended or authorized for use in military, aerospace, automotive applications nor in systems for surgical implantation or life-sustaining. No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries.

COPYRIGHT (c) 2014, UPI SEMICONDUCTOR CORP.

uPI Semiconductor Corp.

Headquarter

9F., No. 5, Taiyuan 1st St. Zhubei City,
Hsinchu Taiwan, R.O.C.

TEL : 886.3.560.1666 FAX : 886.3.560.1888

Sales Branch Office

12F-5, No. 408, Ruiguang Rd. Neihu District,
Taipei Taiwan, R.O.C.

TEL : 886.2.8751.2062 FAX : 886.2.8751.5064