

Features

- Clocking Speeds Up To 40MHz
- 4 Channels
- 12 ns tr/tf at 1000pF Cload
- 1ns Rise and Fall Time Mismatch
- 1.5ns Prop Delay Mismatch
- Low Quiescent Current, <1mA
- Fast Output Enable Function, 12ns
- Wide Output Voltage Range
- $8V \geq VL \geq -5V$
- $-2V \leq VH \leq 15V$
- 2A Peak Drive
- 3Ω On Resistance
- Input Level Shifters
- TTL/CMOS Input Compatible

Applications

- CCD Drivers
- Digital Cameras
- Pin Drivers
- Clock / Line Drivers
- Ultrasound Transducer Drivers
- Ultrasonic and RF Generators
- Level Shifting

Ordering Information

Part No.	Temp. Range	Package	Outline #
EL7457CU	-40°C to +85°C	16-Pin QSOP	MDP0040
EL7457CS	-40°C to +85°C	16-Pin SO	MDP0027

General Description


The EL7457C is an ultra-high speed, non-inverting quad CMOS driver. It is capable of running at clock rates up to 40MHz and features 2A peak drive capability and a nominal on-resistance of just 3Ω . The EL7457C is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, level-shifting and clock-driving applications.

The EL7457C is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high (VH) or low (VL) supply pins, depending on the related input pin. The inputs are compatible with both 3V and 5V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down.

The EL7457C also features very fast rise and fall times which are matched to within 1ns. The propagation delay is also matched between rising and falling edges to within 2ns.

The EL7457C is available in both the 16-Pin QSOP and 16-Pin SOIC packages. It is specified for operation over the -40°C to +85°C temperature range.

Pin Layout Diagram



EL7457C

40MHz Non-Inverting Quad CMOS Driver

Absolute Maximum Ratings (T_A = 25°C)

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (V_{S+} to GND) +16.5V
 Input Voltage GND -0.3V, V_{S+} +0.3V

Continuous Output Current 100mA
 Storage Temperature Range -65°C to +150°C
 Ambient Operating Temperature -40°C to +85°C
 Operating Junction Temperature 125°C
 Power Dissipation: See Curves
 Maximum ESD 2kV

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T_J = T_C = T_A.

Electrical Characteristics

V_{S+} = +5V, V_{S-} = -5V, V_H = +5V, V_L = -5V, T_A = 25°C, unless otherwise specified

Parameter	Description	Condition	Min	Typ	Max	Units
Input						
V _{IH}	Logic "1" Input Voltage		2.0			V
I _{IH}	Logic "1" Input Current	V _{IH} = 5V		0.1	10	μA
V _{IL}	Logic "0" Input Voltage				0.8	V
I _{IL}	Logic "0" Input Current	V _{IL} = 0V		0.1	10	μA
C _{in}	Input Capacitance			3.5		pF
R _{in}	Input Resistance			50		MΩ
Output						
R _{OV1}	ON Resistance V _H to OUTx	I _{OUT} = -100mA		4.5	6	Ω
R _{OV2}	ON Resistance V _L to OUTx	I _{OUT} = +100mA		4	6	Ω
I _{Leak}	Output Leakage Current	V _H = V _{S+} , V _L = V _{S-}		0.1	10	μA
I _{pk}	Peak Output Current	Source		2.0		A
		Sink		2.0		A
Power Supply						
I _S	Power Supply Current	Inputs = V _{S+}		0.5	1.5	mA
Switching Characteristics						
t _R	Rise Time	C _L = 1000pF		13.5		ns
t _F	Fall Time	C _L = 1000pF		13		ns
t _{RFdelta}	t _R , t _F Mismatch	C _L = 1000pF		0.5		ns
t _{D-1}	Turn-Off Delay Time	C _L = 1000pF		12.5		ns
t _{D-2}	Turn-On Delay Time	C _L = 1000pF		14.5		ns
t _{Ddelta}	t _{D-1} - t _{D-2} Mismatch	C _L = 1000pF		2		ns
T _{enable}	Enable Delay Time			12		ns
T _{disable}	Disable Delay Time			12		ns

Electrical Characteristics







$V_{S+} = +15V$, $V_{S-} = 0V$, $V_H = +15V$, $V_L = 0V$, $T_A = 25^{\circ}C$, unless otherwise specified

Parameter	Description	Condition	Min	Typ	Max	Units
Input						
V_{IH}	Logic "1" Input Voltage		2.4			V
I_{IH}	Logic "1" Input Current	$V_{IH} = 5V$		0.1	10	μA
V_{IL}	Logic "0" Input Voltage				0.8	V
I_{IL}	Logic "0" Input Current	$V_{IL} = 0V$		0.1	10	μA
C_{in}	Input Capacitance			3.5		pF
R_{in}	Input Resistance			50		M Ω
Output						
R_{OV1}	ON Resistance V_H to OUT	$I_{OUT} = -100mA$		3.5	5	Ω
R_{OV2}	ON Resistance V_L to OUT	$I_{OUT} = +100mA$		3	5	Ω
I_{leak}	Output Leakage Current	$V_H = V_{S+}$, $V_L = V_{S-}$		0.1	10	μA
I_{PK}	Peak Output Current	Source		2.0		A
		Sink		2.0		A
Power Supply						
I_S	Power Supply Current	Inputs = V_{S+}		0.8	2	mA
Switching Characteristics						
t_R	Rise Time	$C_L = 1000pF$		11		ns
t_F	Fall Time	$C_L = 1000pF$		12		ns
$t_{RFdelta}$	t_R , t_F Mismatch	$C_L = 1000pF$		1		ns
t_{D-1}	Turn-Off Delay Time	$C_L = 1000pF$		11.5		ns
t_{D-2}	Turn-On Delay Time	$C_L = 1000pF$		13		ns
t_{Ddelta}	t_{D-1} - t_{D-2} Mismatch	$C_L = 1000pF$		1.5		ns
T_{enable}	Enable Delay Time			12		ns
$T_{disable}$	Disable Delay Time			12		ns

EL7457C


40MHz Non-Inverting Quad CMOS Driver

Typical Performance Curves




Typical Performance Curves (cont.)


Propagation Delay vs Supply Voltage
 $C_L=1000\text{pF}$, $T=25^\circ\text{C}$




Propagation Delay vs Temperature
 $C_L=1000\text{pF}$, $V_S=+15\text{V}$




Rise/Fall Time vs Load
 $V_S=+15\text{V}$, $T=25^\circ\text{C}$



Supply Current Per Channel vs Capacitive Load
 $V_S=+V_H=10\text{V}$, $V_S=-V_L=0\text{V}$, $T=25^\circ\text{C}$, $f=100\text{kHz}$



Supply Current Per Channel vs Frequency
 $C_L=1000\text{pF}$, $T=25^\circ\text{C}$




EL7457C

40MHz Non-Inverting Quad CMOS Driver

Nominal Operating Voltage Range

PIN	MIN	MAX
V _{S+} to V _{S-}	5V	15V
V _{S-} to GND	-5V	0V
VH	V _{S-} + 2.5V	V _{S+}
VL	V _{S-}	V _{S+}
VH to VL	0V	15V
VL to V _{S-}	0V	8V


Timing Diagrams



EL7457C

40MHz Non-Inverting Quad CMOS Driver



Standard Test Configuration




EL7457C

40MHz Non-Inverting Quad CMOS Driver

Pin Description

Pin	Name	Function	Equivalent Circuit
1	INA	Input Channel A	 <p>Circuit 1</p>
2	OE	Output Enable	(Reference Circuit 1)
3	INB	Input Channel B	(Reference Circuit 1)
4	VL	Low Voltage Input Pin	
5	GND	Input Logic Ground	
6	NC	No Connection	
7	INC	Input Channel C	(Reference Circuit 1)
8	IND	Input Channel D	(Reference Circuit 1)
9	VS-	Negative Supply Voltage	
10	OUTD	Output Channel D	 <p>Circuit 2</p>
11	OUTC	Output Channel C	(Reference Circuit 2)
12	VH	High Voltage Input Pin	
13	NC	No Connection	
14	OUTB	Output Channel B	(Reference Circuit 2)
15	OUTA	Output Channel A	(Reference Circuit 2)
16	VS+	Positive Supply Voltage	

Block Diagram

EL7457C

40MHz Non-Inverting Quad CMOS Driver

Application Information:

Product Description

The EL7457C is a high performance 40MHz ultra-high speed quad driver. Each channel of the EL7457C consists of a single P-channel high side driver and a single N-channel low side driver. These 3Ω devices will pull the output (OUT_X) to either the high or low voltage, on VH and VL respectively, depending on the input logic signal (IN_X). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457C. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457C is available in both the 16-pin SOIC and the space saving 16-pin QSOP packages. The relevant package should be chosen depending on the calculated power dissipation.

Supply Voltage Range and Input Compatibility

The EL7457C is designed for operation on supplies from 5V to 15V with 10% tolerance (i.e. 4.5V to 16.5V). The table on page 6 shows the specifications for the relationship between the V_{S+} , V_{S-} , VH, VL and GND pins. The EL7457C does not contain a true analog switch and therefore VL should always be less than VH.

All input pins are compatible with both 3V and 5V CMOS signals. With a positive supply (V_{S+}) of 5V, the EL7457C is also compatible with TTL inputs.

Power Supply Bypassing

When using the EL7457C, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457C necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a $4.7\mu\text{F}$ tantalum capacitor be used in parallel with a $0.1\mu\text{F}$ low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the VH and VL pins have some level of bypassing, especially if the EL7457C is driving highly capacitive loads.

Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7457C drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below $T_{j\text{max}}$ (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting the package type.

Power dissipation may be calculated:

$$PD = (V_S \times I_S) + \sum_1^4 (C_{\text{INT}} \times V_S^2 \times f) + (C_L \times V_{\text{OUT}}^2 \times f)$$

where:

- V_S is the total power supply to the EL7457C (from V_{S+} to V_{S-}),
- V_{out} is the swing on the output (VH - VL),
- C_L is the load capacitance,
- C_{INT} is the internal load capacitance (50pF max.),
- I_S is the quiescent supply current (3mA max.) and
- f is frequency

Having obtained the application's power dissipation, a maximum package thermal coefficient may be determined, to maintain the internal die temperature below $T_{j\text{max}}$.

$$\theta_{ja} = \frac{(T_{j\text{max}} - T_{\text{max}})}{PD}$$

where:

- $T_{j\text{max}}$ is the maximum junction temperature (125°C),
- T_{max} is the maximum operating temperature,
- PD is the power dissipation calculated above.

Using the value of θ_{ja} , a suitable package for the application may be selected.

In applications with a θ_{ja} greater than 158°C/W , a 16-pin QSOP may be used. A 16-pin SOIC is suitable for applications with a θ_{ja} value greater than 110°C/W . However,

if the calculated value of θ_{ja} is less than 110°C/W, the application must be derated to prevent premature failure of the device, either by reducing the switching fre-

quency, the capacitive load or the maximum operating temperature.

EL7457C

40MHz Non-Inverting Quad CMOS Driver

General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

élantec

HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Élantec, Inc.

675 Trade Zone Blvd.

Milpitas, CA 95035

Telephone: (408) 945-1323

(888) ÉLANTEC

Fax: (408) 945-9305

European Office: +44-118-977-6080

WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.