



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2010 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Register 4—PLL Charge Pump, PFD, and Reference Path Control (Default: 0x0AA7E4).....	13
Applications	1	Register 5—PLL Enable and LO Path Control (Default: 0x0000E5).....	14
General Description	1	Register 6—VCO Control and VCO Enable (Default: 0x1E2106).....	14
Functional Block Diagram	1	Register 7—Mixer Bias Enable and External VCO Enable (Default: 0x000007).....	14
Revision History	2	Theory of Operation	15
Specifications.....	3	Programming the ADRF6601.....	15
RF Specifications	3	Initialization Sequence	15
Synthesizer/PLL Specifications.....	4	LO Selection Logic	16
Logic Input and Power Specifications	5	Applications Information	17
Timing Characteristics	5	Basic Connections for Operation.....	17
Absolute Maximum Ratings.....	6	Evaluation Board	18
ESD Caution.....	6	Evaluation Board Control Software.....	18
Pin Configuration and Function Descriptions.....	7	Schematics and Artwork	20
Typical Performance Characteristics	9	Evaluation Board Configuration Options.....	22
Register Structure	11	Outline Dimensions	23
Register 0—Integer Divide Control (Default: 0x0001C0)....	11	Ordering Guide	23
Register 1—Modulus Divide Control (Default: 0x003001) ..	11		
Register 2—Fractional Divide Control (Default: 0x001802)	12		
Register 3— Σ - Δ Modulator Dither Control (Default: 0x10000B).....	12		

REVISION HISTORY

4/10—Revision 0: Initial Version

SPECIFICATIONS

RF SPECIFICATIONS

VCCX = 5 V; ambient temperature (T_A) = 25°C; f_{REF} = 38.4 MHz; f_{PPD} = 38.4 MHz; high-side LO injection; f_{IF} = 140 MHz; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
INTERNAL LO FREQUENCY RANGE		750		1160	MHz
RF INPUT FREQUENCY RANGE	±3 dB RF input range	300		2500	MHz
RF INPUT AT 610 MHz					
Input Return Loss	Relative to 50 Ω (can be improved with external match)		−14		dB
Input P1dB			14.3		dBm
Second-Order Intercept (IIP2)	−5 dBm each tone (10 MHz spacing between tones)		62		dBm
Third-Order Intercept (IIP3)	−5 dBm each tone (10 MHz spacing between tones)		32.5		dBm
Single-Side Band Noise Figure	IP3SET = 3.3 V		13.0		dB
	IP3SET = open		12.2		dB
LO-to-IF Leakage	At 1× LO frequency, 50 Ω termination at the RF port		−51		dBm
RF INPUT AT 910 MHz					
Input Return Loss	Relative to 50 Ω (can be improved with external match)		−18		dB
Input P1dB			14.3		dBm
Second-Order Intercept (IIP2)	−5 dBm each tone (10 MHz spacing between tones)		59		dBm
Third-Order Intercept (IIP3)	−5 dBm each tone (10 MHz spacing between tones)		31.0		dBm
Single-Side Band Noise Figure	IP3SET = 3.3 V		14.0		dB
	IP3SET = open		13.1		dB
LO-to-IF Leakage	At 1× LO frequency, 50 Ω termination at the RF port		−51		dBm
RF INPUT AT 1020 MHz	Low-side injection				
Input Return Loss	Relative to 50 Ω (can be improved with external match)		−16		dB
Input P1dB			14.3		dBm
Second-Order Intercept (IIP2)	−5 dBm each tone (10 MHz spacing between tones)		64		dBm
Third-Order Intercept (IIP3)	−5 dBm each tone (10 MHz spacing between tones)		31.5		dBm
Single-Side Band Noise Figure	IP3SET = 3.3 V		14.5		dB
	IP3SET = open		13.5		dB
LO-to-IF Leakage	At 1× LO frequency, 50 Ω termination at the RF port		−45		dBm
IF OUTPUT					
Voltage Conversion Gain	Differential 200 Ω load		6.7		dB
IF Bandwidth	Small-signal 3 dB bandwidth		500		MHz
Output Common-Mode Voltage	External pull-up balun or inductors required		5		V
Gain Flatness	Over frequency range, any 5 MHz/50 MHz		0.2/1.0		dB
Gain Variation	Over full temperature range		1.0		dB
Output Swing	Differential 200 Ω load		2		V p-p
Output Return Loss	Relative to 200 Ω		−15		dB
LO INPUT/OUTPUT (LOP, LON)	Externally applied 1× LO input, internal PLL disabled	250		6000	MHz
Frequency Range					
Output Level (LO as Output)	1× LO into a 50 Ω load, LO output buffer enabled		−5.5		dBm
Input Level (LO as Input)			±6		dBm
Input Impedance			50		Ω

ADRF6601

SYNTHESIZER/PLL SPECIFICATIONS

VCCx = 5 V; ambient temperature (T_A) = 25°C; f_{REF} = 153.6 MHz; f_{REF} power = 4 dBm; f_{PDF} = 38.4 MHz; high-side LO injection; f_{IF} = 140 MHz; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SYNTHESIZER SPECIFICATIONS	Synthesizer specifications referenced to 1× LO				
Frequency Range	Internally generated LO	750		1160	MHz
Figure of Merit ¹	f _{REF} power = 0 dBm		−221.4		dBc/Hz
Reference Spurs	f _{REF} = 153.6 MHz				
	f _{REF} /4		−107		dBc
	f _{REF} /2		−107		dBc
	f _{REF}		−84		dBc
	> f _{REF}		−88		dBc
PHASE NOISE	f _{LO} = 750 MHz to 1160 MHz, f _{PDF} = 38.4 MHz				
	1 kHz to 10 kHz offset		−102		dBc/Hz
	100 kHz offset		−108.6		dBc/Hz
	500 kHz offset		−127		dBc/Hz
	1 MHz offset		−135		dBc/Hz
	5 MHz offset		−147		dBc/Hz
	10 MHz offset		−151		dBc/Hz
	20 MHz offset		−153		dBc/Hz
Integrated Phase Noise	1 kHz to 40 MHz integration bandwidth		0.13		°rms
PFD Frequency		20		40	MHz
REFERENCE CHARACTERISTICS	REF_IN, MUXOUT pins				
REF_IN Input Frequency		12		160	MHz
REF_IN Input Capacitance			4		pF
MUXOUT Output Level	V _{OL} (lock detect output selected)			0.25	V
	V _{OH} (lock detect output selected)	2.7			V
MUXOUT Duty Cycle			50		%
CHARGE PUMP					
Pump Current	Programmable to 250 μA, 500 μA, 750 μA, 1 mA		500		μA
Output Compliance Range		1		2.8	V

¹ The figure of merit (FOM) is computed as phase noise (dBc/Hz) − 10log10(f_{PDF}) − 20log10(f_{LO}/f_{PDF}). The FOM was measured across the full LO range, with f_{REF} = 80 MHz, f_{REF} power = 10 dBm (500 V/μs slew rate) with a 40 MHz f_{PDF}. The FOM was computed at 50 kHz offset.

LOGIC INPUT AND POWER SPECIFICATIONS

$V_{CCx} = 5\text{ V}$; ambient temperature (T_A) = 25°C ; $f_{REF} = 38.4\text{ MHz}$; $f_{PFD} = 38.4\text{ MHz}$; high-side LO injection; $f_F = 140\text{ MHz}$; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted.

Table 4.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
LOGIC INPUTS	CLK, DATA, LE				
Input High Voltage, V_{INH}		1.4		3.3	V
Input Low Voltage, V_{INL}		0		0.7	V
Input Current, I_{INH}/I_{INL}			0.1		μA
Input Capacitance, C_{IN}			5		pF
POWER SUPPLIES	V_{CC1} , V_{CC2} , V_{CC_LO} , V_{CC_MIX} , and V_{CC_V2I} pins				
Voltage Range		4.75	5	5.25	V
Supply Current	PLL only		101		mA
	External LO mode (internal PLL disabled, IP3SET pin = 3.3 V)		179		mA
	Internal LO mode (internal PLL enabled, IP3SET pin = 3.3 V)		280		mA
	Power-down mode		30		mA

TIMING CHARACTERISTICS

$V_{CC2} = 5\text{ V} \pm 5\%$.

Table 5.

Parameter	Limit	Unit	Description
t_1	20	ns min	LE setup time
t_2	10	ns min	DATA to CLK setup time
t_3	10	ns min	DATA to CLK hold time
t_4	25	ns min	CLK high duration
t_5	25	ns min	CLK low duration
t_6	10	ns min	CLK to LE setup time
t_7	20	ns min	LE pulse width

Timing Diagram




Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
Supply Voltage, VCC1, VCC2, VCC_LO, VCC_MIX, VCC_V2I	–0.5 V to +5.5 V
Digital I/O, CLK, DATA, LE	–0.3 V to +3.6 V
IFP, IFN	–0.3 V to VCC_V2I + 0.3 V
RF _{IN}	18 dBm
θ _{JA} (Exposed Paddle Soldered Down)	35°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–65°C to +150°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. NC = NO CONNECT.
 2. THE EXPOSED PADDLE SHOULD BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE.

DB546-003

Figure 3. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VCC1	Power Supply for the 3.3 V LDO. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μF capacitor located close to the pin.
2	DECL3P3	Decoupling Node for the 3.3 V LDO. Connect a 0.1 μF capacitor between this pin and ground.
3	CP	Charge Pump Output Pin. Connect to VTUNE through the loop filter.
4, 7, 11, 15, 20, 21, 23, 24, 25, 28, 30, 31, 35	GND	Ground. Connect these pins to a low impedance ground plane.
5	R _{SET}	Charge Pump Current. The nominal charge pump current can be set to 250 μA, 500 μA, 750 μA, or 1 mA using Bits[DB11:DB10] in Register 4 and by setting Bit DB18 to 0 (internal reference current). In this mode, no external R _{SET} is required. If Bit DB18 is set to 1, the four nominal charge pump currents (I _{NOMINAL}) can be externally adjusted according to the following equation: $R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}} \right) - 37.8 \Omega$
6	REF_IN	Reference Input. Nominal input level is 1 V p-p. Input range is 12 MHz to 160 MHz.
8	MUXOUT	Multiplexer Output. This output can be programmed to provide the reference output signal or the lock detect signal. The output is selected by programming Bits[DB23:DB21] in Register 4.
9	DECL2P5	Decoupling Node for the 2.5 V LDO. Connect a 0.1 μF capacitor between this pin and ground.
10	VCC2	Power Supply for the 2.5 V LDO. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μF capacitor located close to the pin.
12	DATA	Serial Data Input. The serial data input is loaded MSB first; the three LSBs are the control bits.
13	CLK	Serial Clock Input. The serial clock input is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz.
14	LE	Load Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the eight registers. The relevant latch is selected by the three control bits of the 24-bit word.
16	PLL_EN	PLL Enable. Switch between internal PLL and external LO input. When this pin is logic high, the mixer LO is automatically switched to the internal PLL and the internal PLL is powered up. When this pin is logic low, the internal PLL is powered down and the external LO input is routed to the mixer LO inputs. The SPI can also be used to switch modes.
17, 34	VCC_LO	Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μF capacitor located close to the pin.
18, 19	IFP, IFN	Mixer IF Outputs. These outputs should be pulled to VCC with RF chokes.
22	VCC_MIX	Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μF capacitor located close to the pin.
26	RF _{IN}	RF Input (Single-Ended, 50 Ω).

ADRF6601

Pin No.	Mnemonic	Description
27	VCC_V2I	Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μ F capacitor located close to the pin.
29	IP3SET	Connect a resistor from this pin to a +5 V supply to adjust IIP3. Normally leave open.
32, 33	NC	No Connection.
36	LODRV_EN	LO Driver Enable. Together with Pin 16 (PLL_EN), this digital input pin determines whether the LOP and LON pins operate as inputs or outputs. LOP and LON become inputs if the PLL_EN pin is low or if the PLL_EN pin is set high with the PLEN bit (DB6 in Register 5) set to 0. LOP and LON become outputs if either the LODRV_EN pin or the LDRV bit (DB3 in Register 5) is set to 1 while the PLL_EN pin is set high. The external LO drive frequency must be $1\times$ LO. This pin should not be left floating.
37, 38	LON, LOP	Local Oscillator Input/Output. The internally generated $1\times$ LO is available on these pins. When internal LO generation is disabled, an external $1\times$ LO can be applied to these pins.
39	VTUNE	VCO Control Voltage Input. This pin is driven by the output of the loop filter. The nominal input voltage range on this pin is 1.5 V to 2.5 V.
40	DECLVCO	Decoupling Node for the VCO LDO. Connect a 100 pF capacitor and a 10 μ F capacitor between this pin and ground.
EP	EPAD	Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.

TYPICAL PERFORMANCE CHARACTERISTICS

CDAC = 0x1, IP3SET = 3.3 V, internally generated LO, RF_{IN} = -10 dBm, f_{IF} = 140 MHz, unless otherwise noted.




Figure 4. Gain vs. LO Frequency




Figure 7. IIP3 vs. LO Frequency, RF_{IN} = -5 dBm




Figure 5. IIP2 vs. LO Frequency, RF_{IN} = -5 dBm




Figure 8. IP1dB vs. LO Frequency




Figure 6. Noise Figure vs. LO Frequency




Figure 9. LO-to-IF Leakage vs. LO Frequency, LO Output Turned Off, 50 Ω Termination at RF Port

ADRF6601

Phase noise measurements made at IF output, unless otherwise noted.




Figure 10. PLL Spot Phase Noise at Various Offsets and Integrated Phase Noise vs. LO Frequency




Figure 12. Phase Noise vs. Offset Frequency and LO Frequency (LO Frequency Varies from 750 MHz to 1160 MHz)




Figure 11. PLL Reference Spurs vs. LO Frequency

REGISTER STRUCTURE

This section provides the register maps for the ADRF6601. The three LSBs determine the register that is programmed.

REGISTER 0—INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)




Figure 13. Register 0—Integer Divide Control Register Map

REGISTER 1—MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)




Figure 14. Register 1—Modulus Divide Control Register Map

ADRF6601

REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)

RESERVED										FRACTIONAL VALUE										CONTROL BITS			
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	C3(0)	C2(1)	C1(0)

FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	FRACTIONAL VALUE
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	1	1
...	...	...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	...	...	...
0	1	1	0	0	0	0	0	0	0	0	768 (DEFAULT)
...	...	...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	...	...	...
FRACTIONAL VALUE MUST BE LESS THAN MODULUS											<MDR

Figure 15. Register 2—Fractional Divide Control Register Map

REGISTER 3— Σ - Δ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)

RES	DITHER MAGNITUDE			DITHER ENABLE	DITHER RESTART VALUE																CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	DITH1	DITH0	DEN	DV16	DV15	DV14	DV13	DV12	DV11	DV10	DV9	DV8	DV7	DV6	DV5	DV4	DV3	DV2	DV1	DV0	C3(0)	C2(1)	C1(1)

DITH1	DITH0	DITHER MAGNITUDE
0	0	15 (DEFAULT)
0	1	7
1	0	3
1	1	1 (RECOMMENDED)

DEN	DITHER ENABLE
0	DISABLE
1	ENABLE (DEFAULT, RECOMMENDED)

DV16	DV15	DV14	DV13	DV12	DV11	DV10	DV9	DV8	DV7	DV6	DV5	DV4	DV3	DV2	DV1	DV0	DITHER RESTART VALUE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0x00001 (DEFAULT)
...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0x1FFFF

Figure 16. Register 3— Σ - Δ Modulator Dither Control Register Map

REGISTER 4—PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)




Figure 17. Register 4—PLL Charge Pump, PFD, and Reference Path Control Register Map

REGISTER 5—PLL ENABLE AND LO PATH CONTROL (DEFAULT: 0x0000E5)




Figure 18. Register 5—PLL Enable and LO Path Control Register Map

REGISTER 6—VCO CONTROL AND VCO ENABLE (DEFAULT: 0x1E2106)




Figure 19. Register 6—VCO Control and VCO Enable Register Map

REGISTER 7—MIXER BIAS ENABLE AND EXTERNAL VCO ENABLE (DEFAULT: 0x000007)




Figure 20. Register 7—Mixer Bias Enable and External VCO Enable Register Map

THEORY OF OPERATION

The ADRF6601 integrates a high performance downconverting mixer with a state-of-the-art fractional-N PLL. The PLL also integrates a low noise VCO. The SPI port allows the user to control the fractional-N PLL functions and the mixer optimization functions, as well as allowing for an externally applied LO or VCO.

The mixer core within the ADRF6601 is the next generation of an industry leading family of mixers from Analog Devices, Inc. The RF input is converted to a current and then mixed down to IF using high performance NPN transistors. The mixer output currents are transformed to a differential output voltage.

The high performance active mixer core results in an exceptional IIP3 and IP1dB, with a very low output noise floor for excellent dynamic range. Over the specified frequency range, the ADRF6601 typically provides an IF input P1dB of 14.3 dBm and an IIP3 of 31 dBm.

Improved performance at specific frequencies can be achieved with the use of the internal capacitor DAC (CDAC), which is programmable via the SPI port, and through the use of a resistor to a 5 V supply from the IP3SET pin (Pin 29). Adjustment of the capacitor DAC allows increments in phase shift at internal nodes in the ADRF6601, thus allowing cancellation of third-order distortion with no change in supply current. Connecting a resistor to a 5 V supply from the IP3SET pin increases the internal mixer core current, thereby improving overall IIP2 and IIP3, as well as IP1dB. Using the IP3SET pin for this purpose increases the overall supply current.

The fractional divide function of the PLL allows the frequency multiplication value from REF_IN to LO output to be a fractional value rather than be restricted to an integer value as in traditional PLLs. In operation, this multiplication value is

$$INT + (FRAC/MOD)$$

where:

INT is the integer value.

FRAC is the fractional value.

MOD is the modulus value.

The INT, FRAC, and MOD values are all programmable via the SPI port.

In other fractional-N PLL designs, fractional multiplication is achieved by periodically changing the fractional value in a deterministic way. The disadvantage of this approach is often spurious components close to the fundamental signal. In the ADRF6601, a Σ - Δ modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

PROGRAMMING THE ADRF6601

The ADRF6601 is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in Figure 2. Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in Table 8.

Table 8. ADRF6601 Register Functions

Register	Function
Register 0	Integer divide control for the PLL
Register 1	Modulus divide control for the PLL
Register 2	Fractional divide control for the PLL
Register 3	Σ - Δ modulator dither control
Register 4	PLL charge pump, PFD, reference path control
Register 5	PLL enable and LO path control
Register 6	VCO control and VCO enable
Register 7	Mixer bias enable and external VCO enable

Note that internal calibration for the PLL must be run when the ADRF6601 is initialized at a given frequency. This calibration is run automatically whenever Register 0, Register 1, or Register 2 is programmed. Because the other registers affect PLL performance, Register 0, Register 1, and Register 2 should always be programmed in the order specified in the Initialization Sequence section.

To program the frequency of the ADRF6601, the user typically programs only Register 0, Register 1, and Register 2. However, if registers other than these are programmed first, a short delay should be inserted before programming Register 0. This delay ensures that the VCO band calibration has sufficient time to complete before the final band calibration for Register 0 is initiated.

Software is available on the ADRF6601 product page of the Analog Devices website (www.analog.com) that allows easy programming from a PC running Windows XP or Vista.

INITIALIZATION SEQUENCE

To ensure proper power-up of the ADRF6601, it is important to reset the PLL circuitry after the VCC supply rail settles to $5\text{ V} \pm 0.25\text{ V}$. Resetting the PLL ensures that the internal bias cells are properly configured, even under poor supply start-up conditions.

To ensure that the PLL is reset after power-up, follow these steps:

1. Disable the PLL by setting the PLEN bit to 0 (Register 5, Bit DB6).
2. After a delay of >100 ms, set the PLEN bit to 1.

After this procedure is followed, the other registers should be programmed in this order: Register 7, Register 6, Register 4, Register 3, Register 2, Register 1. Then, after a delay of >100 ms, Register 0 should be programmed.

LO SELECTION LOGIC

The downconverting mixer in the ADRF6601 can be used without the internal PLL by applying an external differential LO to Pin 37 and Pin 38 (LON and LOP). In addition, when using an LO generated by the internal PLL, the LO signal can be accessed directly at these same pins. This function can be used for debugging purposes, or the internally generated LO can be used as the LO for a separate mixer.

The operation of the LO generation and whether LOP and LON are inputs or outputs are determined by the logic levels applied at Pin 16 (PLL_EN) and Pin 36 (LODRV_EN), as well as Bit DB3 (LDRV) and Bit DB6 (PLEN) in Register 5. The combination of externally applied logic and internal bits required for particular LO functions is given in Table 9.

Table 9. LO Selection Logic

Pins ¹		Register 5 Bits ¹		Outputs	
Pin 16 (PLL_EN)	Pin 36 (LODRV_EN)	Bit DB6 (PLEN)	Bit DB3 (LDRV)	Output Buffer	LO
0	X	0	X	Disabled	External
0	X	1	X	Disabled	External
1	X	0	X	Disabled	External
1	0	1	0	Disabled	Internal
1	X	1	1	Enabled	Internal
1	1	1	X	Enabled	Internal

¹ X = don't care.

APPLICATIONS INFORMATION

BASIC CONNECTIONS FOR OPERATION

Figure 21 shows the basic connections for the ADRF6601. The six power supply pins should be individually decoupled using 100 pF and 0.1 μ F capacitors located as close as possible to the device. In addition, the internal decoupling nodes (DECL3P3, DECL2P5, and DECLVCO) should be decoupled with the capacitor values shown in Figure 21.

The RF input is internally ac-coupled and needs no external bias. The IF outputs are open collector, and a bias inductor is required from these outputs to VCC.

A peak-to-peak differential swing on RF_{IN} of 1 V (0.353 V rms for a sine wave input) results in an IF output power of 4.7 dBm.

The reference frequency for the PLL should be from 12 MHz to 160 MHz and should be applied to the REF_IN pin, which should be ac-coupled and terminated with a 50 Ω resistor, as

shown in Figure 21. The reference signal, or a divided-down version of the reference signal, can be brought back off chip at the multiplexer output pin (MUXOUT). A lock detect signal and a voltage proportional to the ambient temperature can also be selected on the multiplexer output pin.

The loop filter is connected between the CP and VTUNE pins. When connected in this way, the internal VCO is operational. For information about the loop filter components, see the Evaluation Board Configuration Options section.

Operation with an external VCO is also possible. In this case, the loop filter components should be referred to ground. The output of the loop filter is connected to the input voltage pin of the external VCO. The output of the VCO is brought back into the device on the LOP and LON pins, using a balun if necessary.




Figure 21. Basic Connections for Operation of the ADRF6601

ADRF6601

EVALUATION BOARD

Figure 24 shows the schematic of the RoHS-compliant evaluation board for the ADRF6601. This board has four layers and was designed using Rogers 4350 hybrid material to minimize high frequency losses. FR4 material is also adequate if the design can accept the slightly higher trace loss of this material.

The evaluation board is designed to operate using the internal VCO of the device (the default configuration) or with an external VCO. To use an external VCO, R62 and R12 should be removed. Place 0 Ω resistors in R63 and R11. The input of the external VCO should be connected to the VTUNE SMA connector, and the external VCO output should be connected to the LO IN/OUT SMA connector. In addition to these hardware changes, internal register settings must also be changed to enable operation with an external VCO (see the Register 6—VCO Control and VCO Enable (Default: 0x1E2106) section).

Additional configuration options for the evaluation board are described in Table 10.

EVALUATION BOARD CONTROL SOFTWARE

Software to program the ADRF6601 is available for download from the ADRF6601 product page at www.analog.com. To install the software, download and extract the zip file. Then run the following installation file:

ADRF6x0x_3p0p0_XP_install.exe

The evaluation board can be connected to the PC using a PC parallel port or a USB port. These options are selectable from the opening menu of the software interface (see Figure 22). The evaluation board is shipped with a 25-pin parallel port cable for connection to the PC parallel port.

To connect the evaluation board to a USB port, a USB adapter board (Part No. EVAL-ADF4XXXZ-USB) must be purchased from www.analog.com. This board connects to the PC using a standard USB cable with USB mini-connector at one end. An additional 25-pin male to 9-pin female adapter is required to mate the EVAL-ADF4XXXZ-USB board to the 9-pin D-Sub connector on the ADRF6601 evaluation board.




Figure 22. Control Software Opening Menu

Figure 23 shows the main window of the control software with the default settings displayed.

Analog Devices ADRF6x0x Software - ADRF6601 TOR 750-1160MHz

Device

LO Path and Modulator Control

LO Output Driver Disabled

Mixer LO Source - Internal VCO

PLL Enabled

RF Section

Divide Mode: Fractional

Ref Input Frequency: 38.4 MHz

PFD Frequency: 38.4 MHz

Modulus: 1536

VCO Frequency(2xLO): 900 MHz

LO Frequency: 900 MHz

Channel Step Size: 12.5 kHz

Charge Pump (CP)

Current Reference Source: Internal(250uA)

Current Multiplier: x2

CP Current (uA)= 500uA

Charge Pump Control: Hi-Z

CP Control Source: PFD

PFD Phase Offset Multiplier (0-31): 10 x 22.5°/CP current multiplier

PFD Phase Offset Polarity: positive

PFD Phase Offset: 112.5°

Output Reference Mux Source

Lock Detect: [v]

SDM Dither Control

Dither Restart Value: 1

SDM Dither Enable: Dither En [v]

SDM Dither Magnitude: 1 [v]

VCO Band Select from SPI: 32

VCO Amplitude Setting: 55

VCO Band Select and SW Source: Band Cal [v]

VCO Controls and Enables

VCO Enable: Enable [v]

VCO LDO Enable: Enable [v]

3.3V LDO Enable: Enable [v]

Charge Pump Enable: Enable [v]

External VCO Enable: Disable [v]

VCO Switch Control from SPI: Regular [v]

PFD

PFD Divider Path Edge Sensitivity: Falling Edge [v]

PFD Reference Path Edge Sensitivity: Rising Edge [v]

PFD Anti Backlash Delay: 0 nsec [v]

Cap DAC Value: 0

Spare (R7) Value: 0

All Registers Updated

R0 Updated R4 Updated

R1 Updated R5 Updated

R2 Updated R6 Updated

R3 Updated R7 Updated

To be Loaded in Registers on Next Update

MSB	Binary	LSB	Hex
0000	0000	0000	0111 0 000 000000
0000	0000	0011	0000 0 001 000000
0000	0000	0010	1010 0 010 000000
0110	0000	0000	0000 1 011 000000

To be Loaded in Registers on Next Update

MSB	Binary	LSB	Hex
0000	1010	1010	0111 1010 0 100 000000
0000	0000	0000	0000 1110 0 101 000000
0001	1110	1101	1101 0000 0 110 000000
0000	0000	0000	0000 0000 0 111 000000

ANALOG DEVICES

08546-0205

Figure 23. Main Window of the ADRF6601 Evaluation Board Software

Rev. 0 | Page 20 of 24



Figure 25. Evaluation Board Layout (Bottom)



Figure 26. Evaluation Board Layout (Top)


ADRF6601

EVALUATION BOARD CONFIGURATION OPTIONS

Table 10.

Component	Description	Default Condition/ Option Settings
S1, R55, R56, R33	LO select. Switch and resistors to ground the LODRV_EN pin. The LODRV_EN pin setting, in combination with internal register settings, determines whether the LOP and LON pins function as inputs or outputs (see the LO Selection Logic section for more information).	S1 = R55 = open (not installed) R56 = R33 = 0 Ω LODRV_EN = 0 V
LO IN/OUT SMA connector	LO input/output. An external 1 $\times$ LO or 2 $\times$ LO frequency can be applied to this single-ended input connector.	LO input
REFIN SMA connector	Reference input. The input reference frequency for the PLL is applied to this connector. Input impedance is 50 Ω .	
REFOUT SMA connector	Multiplexer output. The REFOUT connector connects directly to the MUXOUT pin. The on-board multiplexer can be programmed to bring out the following signals: REF_IN, 2 $\times$ REF_IN, 0.5 $\times$ REF_IN, 0.25 $\times$ REF_IN. Temperature sensor output voltage. Lock detect indicator.	Lock detect
CP test point	Charge pump test point. The unfiltered charge pump signal can be probed at this test point. Note that the CP pin should not be probed during critical measurements such as phase noise.	
R37, C14, R9, R10, C15, C13, R65, C40	Loop filter. Loop filter components.	
R11, R12	Loop filter return. When the internal VCO is used, the loop filter components should be returned to Pin 40 (DECLVCO) by installing a 0 Ω resistor in R12. When an external VCO is used, the loop filter components can be returned to ground by installing a 0 Ω resistor in R11.	R12 = 0 Ω (0402) R11 = open (0402)
R62, R63, VTUNE SMA connector	Internal vs. external VCO. When the internal VCO is enabled, the loop filter components are connected directly to the VTUNE pin (Pin 39) by installing a 0 Ω resistor in R62. To use an external VCO, R62 should be left open. A 0 Ω resistor should be installed in R63, and the voltage input of the VCO should be connected to the VTUNE SMA connector. The output of the VCO is brought back into the PLL via the LO IN/OUT SMA connector.	R62 = 0 Ω (0402) R63 = open (0402)
R2	R _{SET} pin. This pin is unused and should be left open.	R2 = open (0402)
RFIN SMA connector	RF input. The RF input signal should be applied to the RFIN SMA connector. The RF input of the ADRF6601 is ac-coupled; therefore, no bias is necessary.	
T3	IF output. The differential IF output signals from the ADRF6601 (IFP and IFN) are converted to a single-ended signal by T3.	

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-2
Figure 27. 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
6 mm × 6 mm Body, Very Thin Quad
(CP-40-1)
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADRF6601ACPZ-R7	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-40-1
ADRF6601-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

ADRF6601

NOTES