











DRV8803

ZHCS219C - JULY 2011-REVISED NOVEMBER 2015

DRV8803 四通道低侧驱动器 IC

特性

- 4 通道受保护低侧驱动器
 - 4 个具有过流保护功能的 NMOS 场效应晶体管 (FET)
 - 集成感应钳位二极管
 - 并行接口
- DW 封装:每通道最大驱动电流(25°C 时)为 1.5A(单通道开启时)/ 800mA (四通道开启时)
- PWP 封装:每通道最大驱动电流(25°C时,适当 的印刷电路板 (PCB) 散热) 为 2A (单通道开启 时)/ 1A (四通道开启时)
- 8.2 V 至 60 V 运行电源电压范围
- 耐热增强型表面贴装

2 应用

- 继电器驱动器
- 单极步进电机驱动器
- 螺线管驱动器
- 常见低侧开关 应用

3 说明

该 DRV8803 提供了一个具有过流保护的 4 通道低侧 驱动器。它具有内置的用来钳制由电感负载生成的关闭 瞬态的二极管,可被用于驱动单极步进电机、直流电 机、继电器、螺线管、或者其它负载。

在小尺寸集成电路 (SOIC) (DW) 封装内, 在 25°C 时, DRV8803 每通道可提供高达 1.5A (一个通道接 通)或者 800mA (所有通道接通)的持续输出电流。 在散热型薄型小尺寸 (HTSSOP) (PWP) 封装内,在 25°C 且具有合适的 PCB 散热的时候,它每通道能够 提供高达 2A (一个通道接通)或者 1A (四个通道接 通)的持续输出电流。

该器件通过简单的并行接口来控制。

内置的关断功能可提供过流保护、短路保护、欠压闭锁 和过热保护,具体故障由故障输出引脚来指示。


DRV8803 采用 20 引脚耐热增强型 SOIC 封装和 16 引脚 HTSSOP 封装(环境友好型:符合RoHS 标准且 无锑/无溴)。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)			
DD\/0000	SOIC (20)	12.80mm x 7.50mm			
DRV8803	HTSSOP (16)	5.00mm x 4.40mm			

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图





1	特性1		7.4 Device Functional Modes	9
2	···一 应用 1	8	Application and Implementation	10
3	说明 1		8.1 Application Information	10
4	修订历史记录 2		8.2 Typical Application	10
5	Pin Configuration and Functions	9	Power Supply Recommendations	1 <mark>2</mark>
6	Specification4		9.1 Bulk Capacitance	12
•	6.1 Absolute Maximum Ratings 4	10	Layout	13
	6.2 ESD Ratings		10.1 Layout Guidelines	13
	6.3 Recommended Operating Conditions		10.2 Layout Example	13
	6.4 Thermal Information		10.3 Thermal Consideration	13
	6.5 Electrical Characteristics5	11	器件和文档支持	15
	6.6 Timing Requirements		11.1 文档支持	15
	6.7 Typical Characteristics 7		11.2 社区资源	15
7	Detailed Description 8		11.3 商标	15
	7.1 Overview 8		11.4 静电放电警告	15
	7.2 Functional Block Diagram 8		11.5 Glossary	
	7.3 Feature Description 8	12	机械、封装和可订购信息	15
	·			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision B (February 2012) to Revision C

Page

- Changed Continuous output current, single channel on, T_A = 25°C, HTSSOP package MAX value from 1.5 A to 2 A 4
- Changed Continuous output current, four channels on, T_A = 25°C, HTSSOP package MAX value from 0.8 A to 1 A 4



5 Pin Configuration and Functions



Pin Functions

	PIN		I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS
NAME	SOIC	HTSSOP	1/011/	DESCRIPTION	OR CONNECTIONS
POWER AND	GROUND				
GND	5, 6, 7, 14, 15, 16	5, 12, PPAD	_	Device ground	All pins must be connected to GND.
VM	1	1	_	Device power supply	Connect to motor supply (8.2 V - 60 V).
CONTROL					
nENBL	10	8	1	Enable input	Active low enables outputs – internal pulldown
RESET	11	9	1	Reset input	Active high resets internal logic and OCP – internal pulldown
IN1	18	14	1	Channel 1 input	IN1 = 1 drives OUT1 low – internal pulldown
IN2	17	13	1	Channel 2input	IN2 = 1 drives OUT2 low – internal pulldown
IN3	13	11	I	Channel 3 input	IN3 = 1 drives OUT3 low – internal pulldown
IN4	12	10	1	Channel 4 input	IN4 = 1 drives OUT4 low – internal pulldown
STATUS					
nFAULT	20	16	OD	Fault	Logic low when in fault condition (overtemperature, overcurrent)
OUTPUT		'			•
OUT1	3	3	0	Output 1	Connect to load 1
OUT2	4	4	0	Output 2	Connect to load 2
OUT3	8	6	0	Output 3	Connect to load 3
OUT4	9	7	0	Output 4	Connect to load 4
VCLAMP	2	2	_	Output clamp voltage	Connect to VM supply, or zener diode to VM supply

⁽¹⁾ Directions: I = input, O = output, OD = open-drain output



6 Specification

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VM	Power supply voltage	-0.3	65	V
VOUTx	Output voltage	-0.3	65	V
VCLAMP	Clamp voltage	-0.3	65	V
nFAULT	Output current		20	mA
	Peak clamp diode current		2	Α
	DC or RMS clamp diode current		1	Α
	Digital input pin voltage	-0.5	7	V
nFAULT	Digital output pin voltage	-0.5	7	V
	Peak motor drive output current, t < 1 μS	Internally limited		Α
	Continuous total power dissipation	See Thermal Information		
TJ	Operating virtual junction temperature	-40	150	°C
T _{stg}	Storage temperature	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3000	
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
V_{M}	Power supply voltage			8.2		60	V
V_{CLAMP}	Output clamp voltage ⁽¹⁾	0		60	V		
	Continuous output current	SOIC package ⁽²⁾ , T _A = 25°C	Single channel on			1.5	
		SOIC package , IA = 25°C	Four channels on			0.8	^
IOUT		·	Single channel on			2	Α
		HTSSOP package ⁽²⁾ , T _A = 25°C	Four channels on			1	

⁽¹⁾ V_{CLAMP} is used only to supply the clamp diodes. It is not a power supply input.

6.4 Thermal Information

		DRV8803			
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	PWP (HTSSOP)	UNIT	
		20 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.7	39.6	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.9	24.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	35.4	20.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	8.2	0.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	34.9	20.1	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	2.3	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Power dissipation and thermal limits must be observed.



6.5 Electrical Characteristics

T_A = 25°C, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES		I.			
I _{VM}	VM operating supply current	V _M = 24 V		1.6	2.1	mA
V _{UVLO}	VM undervoltage lockout voltage	V _M rising			8.2	V
LOGIC-L	EVEL INPUTS (SCHMITT TRIGG	ER INPUTS WITH HYSTERESIS)				
V_{IL}	Input low voltage			0.6	0.7	V
V_{IH}	Input high voltage		2			V
V_{HYS}	Input hysteresis			0.45		V
I _{IL}	Input low current	VIN = 0	-20		20	μΑ
I _{IH}	Input high current	VIN = 3.3 V			100	μΑ
R_{PD}	Pulldown resistance			100		$k\Omega$
nFAULT	OUTPUT (OPEN-DRAIN OUTPUT	Γ)				
V_{OL}	Output low voltage	$I_O = 5 \text{ mA}$			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μΑ
LOW-SIE	DE FETS					
_	FET on resistance	$V_{\rm M} = 24 \text{ V}, I_{\rm O} = 700 \text{ mA}, T_{\rm J} = 25^{\circ}\text{C}$		0.5		Ω
R _{DS(ON)}	TET Off resistance	$V_M = 24 \text{ V}, I_O = 700 \text{ mA}, T_J = 85^{\circ}\text{C}$		0.75	0.8	12
I _{OFF}	Off-state leakage current		-50		50	μΑ
HIGH-SII	DE DIODES					
V_{F}	Diode forward voltage	$V_{M} = 24 \text{ V}, I_{O} = 700 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		1.2		V
I _{OFF}	Off-state leakage current	$V_{M} = 24 \text{ V}, T_{J} = 25^{\circ}\text{C}$	-50		50	μΑ
OUTPUT	rs .					
t_R	Rise time	$V_M = 24 \text{ V}$, $I_O = 700 \text{ mA}$, Resistive load	50		300	ns
t _F	Fall time	$V_M = 24 \text{ V}$, $I_O = 700 \text{ mA}$, Resistive load	50		300	ns
PROTEC	CTION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		2.3		3.8	Α
t _{OCP}	Overcurrent protection deglitch time			3.5		μs
t _{RETRY}	Overcurrent protection retry time			1.2		ms
t _{TSD}	Thermal shutdown temperature	Die temperature ⁽¹⁾	150	160	180	°C

⁽¹⁾ Not production tested.



6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
1	t _{OE(ENABLE)}	Enable time, nENBL to output low		50	ns
2	t _{PD(L-H)}	Propagation delay time, INx to OUTx, low to high		800	ns
3	t _{PD(H-L)}	Propagation delay time, INx to OUTx, high to low		800	ns
_	t _{RESET}	RESET pulse width	20		μs

(1) Not production tested.





Figure 1. DRV8803 Timing Requirements



6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

The DRV8803 device is an integrated 4-channel low side driver solution for any low side switch application. The integrated overcurrent protection limits the motor current to a fixed maximum. Four logic inputs control the low-side driver outputs which consist of four N-channel MOSFETs that have a typical $R_{DS(on)}$ of 500 m Ω . A single power input VM serves as device power and is internally regulated to power the internal low side gate drive. Motor speed can be controlled with pulse-width modulation at frequencies from 0 kHz to 100 kHz. The device outputs can be disabled by bringing nENBL pin high. The thermal shutdown protection enables the device to automatically shut down if the die temperature exceeds a TTSD limit. UVLO protection will disable all circuitry in the device if V_M drops below the undervoltage lockout threshold.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Drivers

The DRV8803 device contains four protected low-side drivers. Each output has an integrated clamp diode connected to a common pin, VCLAMP.

VCLAMP can be connected to the main power supply voltage, VM. VCLAMP can also be connected to a Zener or TVS diode to VM, allowing the switch voltage to exceed the main supply voltage VM. This connection can be beneficial when driving loads that require very fast current decay, such as unipolar stepper motors.

In all cases, the voltage on the outputs must not be allowed to exceed the maximum output voltage specification.



Feature Description (continued)

7.3.2 Protection Circuits

The DRV8803 device is fully protected against undervoltage, overcurrent and overtemperature events.

7.3.2.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the t_{OCP} deglitch time (approximately 3.5 μ s), the driver will be disabled and the nFAULT pin will be driven low. The driver will remain disabled for the t_{RETRY} retry time (approximately 1.2 ms), then the fault will be automatically cleared. The fault will be cleared immediately if either RESET pin is activated or VM is removed and reapplied.

7.3.2.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all output FETs will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level, operation will automatically resume.

7.3.2.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.

7.4 Device Functional Modes

7.4.1 Parallel Interface Operation

The DRV8803 device is controlled with a simple parallel interface. Logically, the interface is shown in Figure 6.




Figure 6. Parallel Interface Operation

7.4.2 nENBL and RESET Operation

The nENBL pin enables or disables the output drivers. nENBL must be low to enable the outputs. Note that nENBL has an internal pulldown.

The RESET pin, when driven active high, resets internal logic. All inputs are ignored while RESET is active. Note that RESET has an internal pulldown. An internal power-up reset is also provided, so it is not required to drive RESET at power up.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8803 device can be used to drive one unipolar stepper motor.

8.2 Typical Application




Figure 7. Typical Application Schematic

8.2.1 Design Requirements

Table 1 lists the design parameters for this design example.

Table 1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply Voltage	V_{M}	24 V
Motor Winding Resistance	R_L	7.4 Ω/phase
Motor Full Step Angle	$ heta_{\sf step}$	1.8°/step
Motor Rated Current	I _{RATED}	0.75 A
PWM frequency	f _{PWM}	31.25 kHz



8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired torque. A higher voltage shortens the current rise time in the coils of the stepper motor allowing the motor to produce a greater average torque. Using a higher voltage also allows the motor to operate at a faster speed than a lower voltage.


8.2.2.2 Drive Current

The current path is starts from the supply VM, moves through the inductive winding load, and low-side sinking NMOS power FET. Power dissipation losses in one sink NMOS power FET are shown in Equation 1.

$$P = I^2 \times R_{DS(on)} \tag{1}$$

The DRV8803 device has been measured to be capable of 1.5-A Single Channel or 800-mA Four Channels with the DW package and 2-A Single Channel or 1-A Four Channels with the PWP package at 25°C on standard FR-4 PCBs. The maximum RMS current varies based on PCB design and the ambient temperature.

8.2.3 Application Curves



9 Power Supply Recommendations

9.1 Bulk Capacitance


Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system.
- The power supply's capacitance and ability to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.
- The type of motor used (Brushed DC, Brushless DC, Stepper).
- · The motor braking method.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.



Example Setup of Motor Drive System with External Power Supply

Figure 12. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the $I^2 \times R_{DS(on)}$ heat that is generated in the device.

10.2 Layout Example




Figure 13. Recommended Layout

10.3 Thermal Consideration

10.3.1 Thermal Protection

The DRV8803 device has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.2 Power Dissipation

Power dissipation in the DRV8803 device is dominated by the power dissipated in the output FET resistance, or $R_{DS(on)}$. Average power dissipation of each FET when running a static load can be roughly estimated by Equation 2:

$$P = R_{DS(ON)} \bullet (I_{OUT})^2$$

where

P is the power dissipation of one FET



Thermal Consideration (continued)

- R_{DS(ON)} is the resistance of each FET
- I_{OUT} is equal to the average current drawn by the load.

(2)

At start-up and fault conditions, this current is much higher than normal running current; consider these peak currents and their duration. When driving more than one load simultaneously, the power in all active output stages must be summed.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

10.3.3 Heatsinking

The DRV8803DW package uses a standard SOIC outline, but has the center pins internally fused to the die pad to more efficiently remove heat from the device. The two center leads on each side of the package should be connected together to as large a copper area on the PCB as is possible to remove heat from the device. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

In general, the more copper area that can be provided, the more power can be dissipated.

The DRV8803PWP package uses an HTSSOP package with an exposed PowerPAD™. The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, see the TI Application Report, *PowerPAD Thermally Enhanced Package* (SLMA002), and TI Application Brief, *PowerPAD Made Easy* (SLMA004), available at www.ti.com.



11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档如下:

- 《PowerPAD 耐热增强型封装》, SLMA002。
- 《PowerPAD 速成》, SLMA004。

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8803DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8803DW	Samples
DRV8803DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8803DW	Samples
DRV8803PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803	Samples
DRV8803PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8803DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
DRV8803PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
DRV8803DWR	SOIC	DW	20	2000	367.0	367.0	45.0	
DRV8803PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DRV8803DW	DW	SOIC	20	25	507	12.83	5080	6.6
DRV8803PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司