











TPS22924B, TPS22924C

SLVSAR3E - APRIL 2011 - REVISED DECEMBER 2015

TPS22924x 3.6-V, 2-A, 18.3-mΩ On-Resistance Load Switch

Features

Integrated Single Load Switch

Input Voltage: 0.75 V to 3.6 V

On-Resistance

- R_{ON} = 18.3 m Ω at V_{IN} = 3.6 V

 $-R_{ON} = 19.6 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V}$

- R_{ON} = 19.4 mΩ at V_{IN} = 1.2 V

- R_{ON} = 22.7 m Ω at V_{IN} = 0.75 V

Small CSP-6 package 0.9 mm x 1.4 mm, 0.5-mm Pitch

2 A Maximum Continuous Switch Current

Low Shutdown Current

Low Threshold Control Input

Controlled Slew Rate to Avoid Inrush Currents

Quick Output Discharge Transistor

ESD Performance Tested Per JESD 22

 5000-V Human-Body Model (A114-B, Class II)

1000-V Charged-Device Model (C101)

2 Applications

- **Battery Powered Equipment**
- Portable Industrial Equipment
- Portable Medical Equipment
- Portable Media Players
- Point Of Sales Terminal
- **GPS Devices**
- **Digital Cameras**
- Notebooks / Tablet PCs / eReaders
- **Smartphones**

3 Description

The TPS22924x is a small, low R_{ON} load switch with controlled turn on. The device contains a N-channel MOSFET that can operate over an input voltage range of 0.75 V to 3.6 V. An integrated charge pump biases the NMOS switch to achieve a minimum switch ON resistance. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals.

A 1250 Ω on-chip load resistor is added for output quick discharge when the switch is turned off. The rise time of the device is internally controlled to avoid inrush current. The TPS22924B features a rise time of 100 μ s at V_{IN} = 3.6 V while the TPS22924C has a rise time of 800 μ s at $V_{IN} = 3.6 \text{ V}$.


The TPS22924x is available in an ultra-small spacesaving 6-pin CSP package and is characterized for operation over the free-air temperature range of –40°C to 85°C.

Device Information (1)

PART NUMBER	BER PACKAGE BODY SIZE (NOM	
TPS22924B	DSBGA (6)	1.40 mm × 0.90 mm
TPS22924C	DSBGA (6)	1.40 mm × 0.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



NOTE: SMPS = Switched-mode power supply



Table of Contents

1	Features 1		9.1 Overview	14
2	Applications 1		9.2 Functional Block Diagram	14
3	Description 1		9.3 Feature Description	14
4	Revision History2		9.4 Device Functional Modes	1
5	Device Comparison Table	10	Application and Implementation	16
6	Pin Configuration and Functions		10.1 Application Information	
7	Specifications		10.2 Typical Application	16
'	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	18
	7.2 ESD Ratings	12	Layout	18
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	18
	7.4 Thermal Information		12.2 Layout Example	
	7.5 Electrical Characteristics 5	13	Device and Documentation Support	19
	7.6 Switching Characteristics, V _{IN} = 3.6 V		13.1 Related Links	
	7.7 Switching Characteristics, $V_{IN} = 0.9 \text{ V} \dots 5$		13.2 Community Resources	19
	7.8 Typical Characteristics		13.3 Trademarks	
	7.9 AC Characteristics (TPS22924B)		13.4 Electrostatic Discharge Caution	19
	7.10 AC Characteristics (TPS22924C)		13.5 Glossary	19
8	Parameter Measurement Information		Mechanical, Packaging, and Orderable Information	19
•				

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (August 2014) to Revision E	Page
•	Added device TPS22924C	1
•	Deleted Features: r_{ON} = 18.5 m Ω at V_{IN} = 2.5 V	1
•	Deleted Features: r_{ON} = 20.3 m Ω at V_{IN} = 1.0 V_{IN}	1
•	Added text to the Description "while the TPS22924C has a rise time of 800 μ s at $V_{IN} = 3.6 \text{ V.}$ "	······································
•	Added: TPS22924CYZPR and TPS22924CYZPRB information to Device Comparison Table	3
•	Added "Storage temperature" to the Absolute Maximum Ratings (1) table	4
•	Changed Handling Ratings to ESD Ratings	4
•	Added section AC Characteristics (TPS22924C)	10
•	Changed the Application Curve section	17
С	hanges from Revision C (July 2014) to Revision D	Page

С	hanges from Revision B (June 2013) to Revision C			
•	Added Device Information table.			
•	Added Handling Ratings table			
•	Added Detailed Description section.			

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



5 Device Comparison Table

T _A	PACKAGE (1) ORDERABLE PART NUMBER		TOP-SIDE MARKING	BACKSIDE COATING ⁽³⁾	RISE TIME AT VIN = 3.3V (TYP.)
–40°C to 85°C	YZ (0.4mm height)	TPS22924BYZR	TPS22924BYZR 5N _		96µs
–40°C to 85°C	YZP (0.5mm height)	TPS22924BYZPRB	5N _	Yes	96µs
–40°C to 85°C	YZZ (0.35mm height)	TPS22924BYZZR	7A_	No	96µs
–40°C to 85°C	YZP (0.5mm height)	TPS22924CYZPR	5L _	No	800µs
–40°C to 85°C	YZP (0.4mm height)	TPS22924CYZPRB	5L _	Yes	800µs

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
- (3) CSP (DSBGA) devices manufactured with backside coating have an increased resistance to cracking due to the increased physical strength of the package. Devices with backside coating are highly encouraged for new designs.

6 Pin Configuration and Functions




Table 1. Pin Assignments (YZ/YZP/YZZ Package)

С	GND	ON
В	VOUT	VIN
Α	VOUT	VIN
	1	2

Pin Functions

NO.	NAME	DESCRIPTION	
C1	GND	ound	
C2	ON	tch control input, active high. Do not leave floating	
A1, B1	VOUT	vitch output	
A2, B2	VIN	Switch input, bypass this input with a ceramic capacitor to ground	



7 Specifications

7.1 Absolute Maximum Ratings (1)

		MIN	MAX	UNIT
V _{IN}	Input voltage range	-0.3	4	V
V _{OUT}	Output voltage range		V _{IN} + 0.3	V
V _{ON}	Input voltage range	-0.3	4	V
I _{MAX}	Maximum continuous switch current, T _A = -40°C to 85°C		2	Α
I _{PLS}	Maximum pulsed switch current, 100-μs pulse, 2% duty cycle, T _A = -40°C to 85°C		4	Α
T _A	Operating free-air temperature range	-40	85	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±5000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage		0.75	3.6	V
V _{OUT}	Output voltage			V_{IN}	V
V	High-level input voltage, ON	$V_{IN} = 2.5 \text{ V to } 3.6 \text{ V}$	1.2	3.6	V
V _{IH}		$V_{IN} = 0.75 \text{ V to } 2.5 \text{ V}$	0.9	3.6	
	Low-level input voltage, ON $ \frac{V_{\text{IN}} = 2.5 \text{ V to } 3.6 \text{ V}}{V_{\text{IN}} = 0.75 \text{ V to } 2.49 \text{ V}} $	V _{IN} = 2.5 V to 3.6 V		0.6	.,
V_{IL}		$V_{IN} = 0.75 \text{ V to } 2.49 \text{ V}$		0.4	V
C _{IN}	Input capacitance		1 (1)		μF

⁽¹⁾ See the *Input Capacitor* section in Application Information.

7.4 Thermal Information

7.7 1110			
		TPS22924x	
	THERMAL METRIC (1)	YZ/YZZ/YZP	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.7	*C/VV
Ψ_{JB}	Junction-to-board characterization parameter	22.6	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS22924B TPS22924C



7.5 Electrical Characteristics

 $V_{IN} = 0.75 \text{ V}$ to 3.6 V (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	T _A	MIN TYP	MAX	UNIT	
				V _{IN} = 3.6 V		75	160	
			$V_{IN} = 2.5 \text{ V}$		42	70		
	Ouissent surrent	0.1/	V _{IN} = 1.8 V	Full	50	350		
I _{IN}	Quiescent current	$I_{OUT} = 0$, $V_{IN} = V_{ON}$	V _{IN} = 1.2 V	Full	95	200	μA	
			$V_{IN} = 1.0 V$		65	110		
			$V_{IN} = 0.75 \text{ V}$		35	70		
I _{IN(LEAK)}	OFF-state supply current	$V_{ON} = GND, OUT = 0$	1	Full		3.5	μΑ	
			V 26V	25°C	18.3	19.7		
		e I _{OUT} = -200 mA	V _{IN} = 3.6 V	Full		26.0	mΩ	
			V _{IN} = 2.5 V V _{IN} = 1.8 V	25°C	18.5	19.5		
				Full		25.8		
				25°C	19.6	21.8		
В	ON state registance			Full		27.4		
R _{ON}	ON-state resistance		V _{IN} = 1.2 V	25°C	19.4	21.8		
				Full		28.0		
			V 4.0.V	25°C	20.3	21.2		
			V _{IN} = 1.0 V	Full		28.6		
			V 0.75 V	25°C	22.7	25.3		
			$V_{IN} = 0.75 \text{ V}$	Full		34.8	·	
R _{PD}	Output pulldown resistance (2)	V _{IN} = 3.3 V, V _{ON} = 0, I	OUT = 3 mA	25°C	1250	1500	Ω	
I _{ON}	ON-state input leakage current	V _{ON} = 0.9 V to 3.6 V o	r GND	Full		0.1	μΑ	

7.6 Switching Characteristics, $V_{IN} = 3.6 \text{ V}$

 $V_{IN} = 3.6 \text{ V}, T_A = \underline{25}^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t _{ON}	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	111	800	μs
t _{OFF}	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	3	3	μs
t _r	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	96	800	μs
t _f	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	2.5	2.5	μs

7.7 Switching Characteristics, $V_{IN} = 0.9 \text{ V}$

 $V_{IN} = 0.9 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t _{ON}	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	160	865	μs
t _{OFF}	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	20	20	μs
t _r	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	81	500	μs
t _f	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	5	5	μs

Product Folder Links: TPS22924B TPS22924C

 ⁽¹⁾ Typical values are at V_{IN} = 3.3 V and T_A = 25°C.
 (2) See *Output Pulldown* in the Application and Implementation section.



7.8 Typical Characteristics




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




7.9 AC Characteristics (TPS22924B)



TEXAS INSTRUMENTS

AC Characteristics (TPS22924B) (continued)




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




AC Characteristics (TPS22924B) (continued)



TEXAS INSTRUMENTS

7.10 AC Characteristics (TPS22924C)





AC Characteristics (TPS22924C) (continued)





Figure 30. Rise Time vs Temperature



 $V_{IN} = 0.9 \ V, \ C_L = 0.1 \ \mu F, \ R_L = 10 \ \Omega$

Figure 31. Fall Time vs Temperature




Figure 32. Rise Time vs Input Voltage




Figure 33. Rise Time vs Input Voltage





Figure 34. Turn-On Response




 $C_{IN}=1~\mu F,~C_L=0.1~\mu F,~R_L=10~\Omega,~V_{IN}=0.9~V,~T_A=25^{\circ}C$

Figure 35. Turn-Off Response




AC Characteristics (TPS22924C) (continued)






8 Parameter Measurement Information



Timing test circuit



(A) Rise and fall times of the control signal is 100ns.

Figure 42. Test Circuit and $t_{\text{ON}}/t_{\text{OFF}}$ Waveforms




9 Detailed Description

9.1 Overview

The TPS22924x is a single channel, 2-A load switch in a small, space-saving CSP-6 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

This device is also designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs.

9.3.2 Output Capacitor

Due to the integral body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

9.3.3 Output Pulldown

The output pulldown is active when the user is turning off the main pass FET. The pulldown discharges the output rail to approximately 10% of the rail, then the output pulldown is automatically disconnected to optimize the shutdown current.



9.4 Device Functional Modes

ON (CONTROL SIGNAL)	VIN to VOUT	VOUT to GND ⁽¹⁾		
L	OFF	ON		
Н	ON	OFF		

⁽¹⁾ See application section Output Pulldown.

Product Folder Links: TPS22924B TPS22924C

(1)



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN condition of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table of this datasheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = Voltage drop from VIN to VOUT
- I_{LOAD} = Load current
- R_{ON} = On-resistance of the device for a specific V_{IN}
- An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.1.2 Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents, when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop.

10.1.3 Output Capacitor

A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

10.2 Typical Application




Figure 43. Typical Application

10.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	3.6 V
C_L	1 μF
Maximum Acceptable Inrush Current	40 mA

Product Folder Links: TPS22924B TPS22924C



10.2.2 Detailed Design Procedure

10.2.2.1 Managing Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to V_{IN}. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =
$$C \times \frac{dv}{dt}$$

where

• C = Output capacitance

d٧

The TPS22924B offers a very slow controlled rise time for minimizing inrush current. This device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of 1.0 µF will be used since the amount of inrush increases with output capacitance:


$$40 \text{ mA} = 1.0 \text{ } \mu\text{F} \times \frac{\text{dv}}{\text{dt}} \tag{3}$$

$$\frac{dv}{dt} = 40 \text{ V/ms} \tag{4}$$

To ensure an inrush current of less than 40 mA, a device with a slew rate less than 40 V/ms must be used.

The TPS22924B has a typical rise time of 96 µs at 3.6 V. This results in a slew rate of 37.5 V/ms which meets the above design requirements. For an even lower inrush current requirement, the TPS22924C can be used. The slower rise time of 800 µs at 3.6V results in a slew rate of 4.5 V/ms, well below the design requirements.

10.2.3 Application Curve





11 Power Supply Recommendations

The device is designed to operate with a VIN range of 0.75 V to 3.6 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1 μ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects.

12.2 Layout Example

VIA to Power Ground Plane




Figure 46. TPS22924x Layout Example



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS22924B	Click here	Click here	Click here	Click here	Click here	
TPS22924C	Click here	Click here	Click here	Click here	Click here	

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2015, Texas Instruments Incorporated





1-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22924BYZPRB	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZR	ACTIVE	DSBGA	YZ	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZT	ACTIVE	DSBGA	YZ	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZZR	ACTIVE	DSBGA	YZZ	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924BYZZT	ACTIVE	DSBGA	YZZ	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924CYZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5L ~ 5LG)	Samples
TPS22924CYZPRB	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5L	Samples
TPS22924CYZPT	ACTIVE	DSBGA	YZP	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5LF ~ 5LG)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

1-Dec-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22924BYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZR	DSBGA	YZ	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZT	DSBGA	YZ	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZZR	DSBGA	YZZ	6	3000	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924BYZZT	DSBGA	YZZ	6	250	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924CYZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPT	DSBGA	YZP	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 26-Oct-2015




*All dimensions are nominal

							1
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22924BYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924BYZR	DSBGA	YZ	6	3000	220.0	220.0	35.0
TPS22924BYZT	DSBGA	YZ	6	250	220.0	220.0	35.0
TPS22924BYZZR	DSBGA	YZZ	6	3000	220.0	220.0	35.0
TPS22924BYZZT	DSBGA	YZZ	6	250	220.0	220.0	35.0
TPS22924CYZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPT	DSBGA	YZP	6	250	220.0	220.0	35.0

YZZ (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. NanoFree™ package configuration.
- C.

NanoFree is a trademark of Texas Instruments





DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.