CY7S1049G
CY7S1049GE

4-Mbit (512K words × 8 bit) Static RAM with PowerSnooze™ and Error Correcting Code (ECC)

Features

- High speed
  - Access time (t_{AA}) = 10 ns / 15 ns
- Ultra-low power Deep-Sleep (DS) current
  - I_{DS} = 15 µA
- Low active and standby currents
  - Active Current I_{CC} = 38-mA typical
  - Standby Current I_{SB2} = 6-mA typical
- Wide operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- Embedded ECC for single-bit error correction
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 1.0-V data retention
- TTL- compatible inputs and outputs
- Available in Pb-free 44-pin TSOP II, and 36-pin (400-mil) molded SOJ

Functional Description

The CY7S1049G/CY7S1049GE is a high-performance PowerSnooze™ static RAM organized as 512K words × 8 bits. This device features fast access times (10 ns) and a unique ultra-low power Deep-Sleep mode. With Deep-Sleep mode currents as low as 15 µA, the CY7S1049G/CY7S1049GE devices combine the best features of fast and low- power SRAMs in industry-standard package options. The device also features embedded ECC. logic which can detect and correct single-bit errors in the accessed location.

Deep-Sleep input ($\overline{DS}$) must be deasserted HIGH for normal operating mode.

To perform data writes, assert the Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW, and provide the data and address on device data pins (I/O_0 through I/O_7) and address pins (A_0 through A_{18}) respectively.

To perform data reads, assert the Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) inputs LOW and provide the required address on the address lines. Read data is accessible on the I/O lines (I/O_0 through I/O_7).

The device is placed in a low-power Deep-Sleep mode when the Deep-Sleep input ($\overline{DS}$) is asserted LOW. In this state, the device is disabled for normal operation and is placed in a low power data retention mode. The device can be activated by deasserting the Deep-Sleep input ($\overline{DS}$) to HIGH.


The CY7S1049G is available in 44-pin TSOP II, and 36-pin Molded SOJ (400 Mils).

Product Portfolio


Product [1]	Range	V_{CC} Range (V)	Speed (ns)	Power Dissipation					
				Operating I_{CC}, (mA) f = f_{max}		Standby, I_{SB2} (mA)		Deep-Sleep current (µA)	
				Typ [2]	Max	Typ [2]	Max	Typ [2]	Max
CY7S1049G(E)18	Industrial	1.65 V–2.2 V	15	–	40	6	8	–	15
CY7S1049G(E)30		2.2 V–3.6 V	10	38	45				
CY7S1049G(E)		4.5–5.5 V	10	38	45				

Notes
1. ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information for details.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

Logic Block Diagram – CY7S1049G



Logic Block Diagram – CY7S1049GE



Contents

Pin Configurations **4**
Maximum Ratings **6**
Operating Range **6**
DC Electrical Characteristics **6**
Capacitance **7**
Thermal Resistance **7**
AC Test Loads and Waveforms **8**
Data Retention Characteristics **9**
Data Retention Waveform **9**
Deep-Sleep Mode Characteristics **10**
AC Switching Characteristics **11**
Switching Waveforms **12**
Truth Table **16**
ERR Output – CY7S1049GE **16**
Ordering Information **17**
Ordering Code Definitions 17
Package Diagrams **18**
Acronyms **19**
Document Conventions **19**
Units of Measure 19
Document History Page **20**
Sales, Solutions, and Legal Information **21**
Worldwide Sales and Design Support 21
Products 21
PSoC® Solutions 21
Cypress Developer Community 21
Technical Support 21

Pin Configurations

Figure 1. 44-pin TSOP II pinout without ERR [3]





Figure 2. 44-pin TSOP II pinout with ERR [3, 4]



Notes
3. NC pins are not connected internally to the die.
4. ERR is an output pin.

Pin Configurations (continued)

Figure 3. 36-pin SOJ pinout without ERR [5]





Figure 4. 36-pin SOJ pinout with ERR [5, 6]



Notes
5. NC pins are not connected internally to the die.
6. ERR is an output pin.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –65 °C to +150 °C

Ambient temperature with power applied ..... –55 °C to +125 °C

Supply voltage on V_{CC} relative to GND [7] ..... –0.5 V to V_{CC} + 0.5 V

DC voltage applied to outputs in HI-Z State [7] ..... –0.5 V to V_{CC} + 0.5 V

DC input voltage [7] ..... –0.5 V to V_{CC} + 0.5 V

Current into outputs (LOW) ..... 20 mA

Static discharge voltage (MIL-STD-883, Method 3015) ..... > 2001 V

Latch-up current ..... > 140 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the Operating Range of –40 °C to +85 °C

Parameter	Description		Test Conditions		10 ns/ 15 ns			Unit
					Min	Typ [8]	Max	
V_{OH}	Output HIGH voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = –0.1 mA		1.4	–	–	V
		2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = –1.0 mA		2	–	–	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = –4.0 mA		2.2	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –4.0 mA		2.4	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –0.1 mA		V_{CC} – 0.5 [9]	–	–	
V_{OL}	Output LOW voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OL} = 0.1 mA		–	–	0.2	V
		2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 2 mA		–	–	0.4	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 8 mA		–	–	0.4	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OL} = 8 mA		–	–	0.4	
V_{IH} [7, 10]	Input HIGH voltage	1.65 V to 2.2 V	–		1.4	–	V_{CC} + 0.2	V
		2.2 V to 2.7 V	–		2	–	V_{CC} + 0.3	
		2.7 V to 3.6 V	–		2	–	V_{CC} + 0.3	
		4.5 V to 5.5 V	–		2.2	–	V_{CC} + 0.5	
V_{IL} [7, 10]	Input LOW voltage	1.65 V to 2.2 V	–		–0.2	–	0.4	V
		2.2 V to 2.7 V	–		–0.3	–	0.6	
		2.7 V to 3.6 V	–		–0.3	–	0.8	
		4.5 V to 5.5 V	–		–0.5	–	0.8	
I_{IX}	Input leakage current		GND ≤ V_{IN} ≤ V_{CC}		–1	–	+1	µA
I_{OZ}	Output leakage current		GND ≤ V_{OUT} ≤ V_{CC}, Output disabled		–1	–	+1	µA
I_{CC}	V_{CC} operating supply current		V_{CC} = Max, I_{OUT} = 0 mA, CMOS levels	f = 100 MHz	–	38	45	mA
				f = 66.7 MHz	–	–	40	
I_{SB1}	Standby current – TTL inputs		Max V_{CC}, $\overline{CE}$ ≥ V_{IH}, V_{IN} ≥ V_{IH} or V_{IN} ≤ V_{IL}, f = f_{MAX}		–	–	15	mA

Notes

7. V_{IL} (min) = –2.0 V and V_{IH} (max) = V_{CC} + 2 V for pulse durations of less than 2 ns.
8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
9. Guaranteed by design and not tested.
10. For the $\overline{DS}$ pin, V_{IH} (min) is V_{CC} – 0.2 V and V_{IL} (max) is 0.2 V.

DC Electrical Characteristics (continued)

Over the Operating Range of –40 °C to +85 °C

Parameter	Description	Test Conditions	10 ns/ 15 ns			Unit
			Min	Typ [8]	Max	
I_{SB2}	Standby current – CMOS inputs	Max V_{CC}, $\overline{CE} \geq V_{CC} - 0.2$ V, $\overline{DS} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, f = 0	–	6	8	mA
I_{DS}	Deep-Sleep current	Max V_{CC}, $\overline{CE} \geq V_{CC} - 0.2$ V, $\overline{DS} \leq 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, f = 0	–	–	15	µA

Capacitance

Parameter [11]	Description	Test Conditions	All packages	Unit
C_{IN}	Input capacitance	$T_A = 25$ °C, f = 1 MHz, $V_{CC(typ)}$	10	pF
C_{OUT}	I/O capacitance		10	pF


Thermal Resistance

Parameter [11]	Description	Test Conditions	36-pin SOJ Package	44-pin TSOP II Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	59.52	68.85	°C/W
Θ_{JC}	Thermal resistance (junction to case)		31.48	15.97	°C/W

Note
11. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms [12]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V_{TH}	V_{CC}/2	1.5	1.5	V
V_{HIGH}	1.8	3.0	3.0	V

Note
12. Full-device AC operation assumes a 100-µs ramp time from 0 to $V_{CC(min)}$ or 100-µs wait time after V_{CC} stabilization.


Data Retention Characteristics

Over the Operating Range of –40 °C to +85 °C

Parameter	Description	Conditions [13]	Min	Max	Unit
V_{DR}	V_{CC} for data retention	–	1.0	–	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2$ V, $\overline{DS} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	8	mA
t_{CDR} [14]	Chip deselect to data retention time	–	0	–	ns
t_R [14, 15]	Operation recovery time	2.2 V < $V_{CC} \leq$ 5.5 V	10	–	ns
		$V_{CC} \leq$ 2.2 V	15	–	ns

Data Retention Waveform

Figure 6. Data Retention Waveform [15]




Notes
13. $\overline{DS}$ signal must be HIGH during Data Retention Mode.
14. These parameters are guaranteed by design.
15. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 100$ µs or stable at $V_{CC(min.)} \geq 100$ µs.

Deep-Sleep Mode Characteristics

Over the Operating Range of –40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
I_{DS}	Deep-Sleep mode current	$V_{CC} = V_{CC}$ (max), $\overline{DS} \le 0.2$ V, $V_{IN} \ge V_{CC} - 0.2$ V or $V_{IN} \le 0.2$ V	–	15	µA
t_{PDS}[16]	Minimum time for $\overline{DS}$ to be LOW for part to successfully exit Deep-Sleep mode	–	100	–	ns
t_{DS}[17]	$\overline{DS}$ assertion to Deep-Sleep mode transition time	–	–	1	ms
t_{DSCD}[16]	$\overline{DS}$ deassertion to chip disable	If $t_{PDS} \ge t_{PDS(min)}$	–	100	µs
		If $t_{PDS} < t_{PDS(min)}$	–	0	µs
t_{DSCA}	$\overline{DS}$ deassertion to chip access (Active/Standby)	If $t_{PDS} \ge t_{PDS(min)}$	300	–	µs
		If $t_{PDS} < t_{PDS(min)}$			

Figure 7. Active, Standby, and Deep-Sleep Operation Modes



Note

16. $\overline{CE}$ must be pulled HIGH within t_{DSCD} time of $\overline{DS}$ de-assertion to avoid SRAM data loss.
17. After assertion of $\overline{DS}$ signal, device will take a maximum of t_{DS} time to stabilize to Deep-Sleep current I_{DS}. During this period, $\overline{DS}$ signal must continue to be asserted to logic level LOW to keep the device in Deep-Sleep mode.

AC Switching Characteristics

Over the Operating Range of –40 °C to +85 °C

Parameter [18]	Description	10 ns		15 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t_{RC}	Read cycle time	10	–	15	–	ns
t_{AA}	Address to data valid	–	10	–	15	ns
t_{OHA}	Data hold from address change	3	–	3	–	ns
t_{ACE}	$\overline{CE}$ LOW to data valid	–	10	–	15	ns
t_{DOE}	$\overline{OE}$ LOW to data valid	–	4.5	–	8	ns
t_{LZOE}	$\overline{OE}$ LOW to low impedance [19, 20, 21]	0	–	0	–	ns
t_{HZOE}	$\overline{OE}$ HIGH to HI-Z [19, 20, 21]	–	5	–	8	ns
t_{LZCE}	$\overline{CE}$ LOW to low impedance [19, 20, 21]	3	–	3	–	ns
t_{HZCE}	$\overline{CE}$ HIGH to HI-Z [19, 20, 21]	–	5	–	8	ns
t_{PU}	$\overline{CE}$ LOW to power-up [21]	0	–	0	–	ns
t_{PD}	$\overline{CE}$ HIGH to power-down [21]	–	10	–	15	ns
Write Cycle [22, 23]						
t_{WC}	Write cycle time	10	–	15	–	ns
t_{SCE}	$\overline{CE}$ LOW to write end	7	–	12	–	ns
t_{AW}	Address setup to write end	7	–	12	–	ns
t_{HA}	Address hold from write end	0	–	0	–	ns
t_{SA}	Address setup to write start	0	–	0	–	ns
t_{PWE}	$\overline{WE}$ pulse width	7	–	12	–	ns
t_{SD}	Data setup to write end	5	–	8	–	ns
t_{HD}	Data hold from write end	0	–	0	–	ns
t_{LZWE}	$\overline{WE}$ HIGH to low impedance [19, 20, 21]	3	–	3	–	ns
t_{HZWE}	$\overline{WE}$ LOW to HI-Z [19, 20, 21]	–	5	–	8	ns

Notes

18. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading shown in part (a) of Figure 5 on page 8, unless specified otherwise.
19. t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{LZOE}, t_{LZCE}, and t_{LZWE} are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 8. Transition is measured ±200 mV from steady state voltage.
20. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
21. These parameters are guaranteed by design.
22. The internal write time of the memory is defined by the overlap of $\overline{WE}$ = V_{IL}, $\overline{CE}$ = V_{IL} ,$\overline{DS}$ = V_{IH} and $\overline{WE}$, $\overline{CE}$, signals must be LOW and $\overline{DS}$ must be HIGH to initiate a write, and a HIGH transition of any of $\overline{WE}$, $\overline{CE}$, signals or LOW transition on $\overline{DS}$ signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
23. The minimum write pulse width for Write Cycle No. 2 ($\overline{WE}$ controlled, $\overline{OE}$ LOW) should be the sum of t_{HZWE} and t_{SD}.

Switching Waveforms

Figure 8. Read Cycle No. 1 of CY7S1049G (Address Transition Controlled) [24, 25, 26]






Figure 9. Read Cycle No. 2 of CY7S1041GE (Address Transition Controlled) [24, 25, 26]



Notes
24. The device is continuously selected. $\overline{OE}$ = V_{IL}, $\overline{CE}$ = V_{IL}.
25. $\overline{WE}$ is HIGH for read cycle.
26. $\overline{DS}$ is HIGH for chip access.

Switching Waveforms (continued)

Figure 10. Read Cycle No. 3 (OE Controlled) [27, 28, 29]



Notes
27. WE is HIGH for read cycle.
28. Address valid prior to or coincident with CE LOW transition.
29. DS must be HIGH for chip access

Switching Waveforms (continued)

Figure 11. Write Cycle No. 1 ($\overline{CE}$ Controlled) [30, 31, 32]





Figure 12. Write Cycle No. 2 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) [30, 31, 32, 33]




Notes

30. The internal write time of the memory is defined by the overlap of $\overline{WE}$ = V_{IL}, $\overline{CE}$ = V_{IL}, $\overline{DS}$ = V_{IH} and $\overline{WE}$, $\overline{CE}$ signals must be LOW and $\overline{DS}$ must be HIGH to initiate a write, and a HIGH transition of any of $\overline{WE}$, $\overline{CE}$ signals or LOW transition on $\overline{DS}$ signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
31. Data I/O is in HI-Z state if $\overline{CE}$ = V_{IH}, or $\overline{OE}$ = V_{IH}.
32. $\overline{DS}$ must be HIGH for chip access.
33. The minimum write pulse width for Write Cycle No. 2 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) should be sum of t_{HZWE} and t_{SD}.

Switching Waveforms (continued)

Figure 13. Write Cycle No. 3 ($\overline{WE}$ Controlled) [34, 35, 36]



Note 37

Notes

34. The internal write time of the memory is defined by the overlap of $\overline{WE}$ = V_{IL}, $\overline{CE}$ = V_{IL}, $\overline{DS}$ = V_{IH} and $\overline{WE}$, $\overline{CE}$, signals must be LOW and $\overline{DS}$ must be HIGH to initiate a write, and a HIGH transition of any of $\overline{WE}$, $\overline{CE}$, signals or LOW transition on $\overline{DS}$ signal can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
35. Data I/O is in HI-Z state if $\overline{CE}$ = V_{IH}, or $\overline{OE}$ = V_{IH} or $\overline{DS}$ = V_{IL}.
36. $\overline{DS}$ must be HIGH for chip access.
37. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{DS}$	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O_0–I/O_7	Mode	Power
H	H	X[38]	X[38]	HIGH-Z	Standby	Standby (I_{SB})
H	L	L	H	Data out	Read all bits	Active (I_{CC})
H	L	X	L	Data in	Write all bits	Active (I_{CC})
H	L	H	H	HI-Z	Selected, outputs disabled	Active (I_{CC})
L[39]	X	X	X	HI-Z	Deep-Sleep	Deep-Sleep Ultra Low Power (I_{DS})

ERR Output – CY7S1049GE


Output [40]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation

Notes
38. The input voltage levels on these pins should be either at V_{IH} or V_{IL}.
39. V_{IL} on $\overline{DS}$ must be $\leq$ 0.2 V.
40. ERR is an Output pin.If not used, this pin should be left floating.

Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (All Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7S1049G30-10VXI	51-85090	36-pin SOJ	Industrial
		CY7S1049GE30-10VXI		36-pin SOJ, With ERR pin	

Ordering Code Definitions



Package Diagrams

Figure 14. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090





Figure 15. 44-pin TSOP II Package Outline, 51-85087



Acronyms

Acronym	Description
$\overline{CE}$	chip enable
CMOS	complementary metal oxide semiconductor
ECC	error correcting code
I/O	input/output
$\overline{OE}$	output enable
SOJ	small outline J-lead
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
$\overline{WE}$	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
µA	microamperes
µs	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts

Document History Page

Document Title: CY7S1049G/CY7S1049GE, 4-Mbit (512K words × 8 bit) Static RAM with PowerSnooze™ and Error Correcting Code (ECC) Document Number: 001-95414				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*B	5025315	VINI	11/24/2015	Changed status from Preliminary to Final.
*C	5090263	NILE	01/18/2016	Updated Ordering Information: Updated part numbers. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2015-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

All products and company names mentioned in this document may be the trademarks of their respective holders.