



FEATURES

Pin compatible with the [ADuCM360/ADuCM361](#)

Analog input/output

- Dual 24-bit ADCs ([ADuCM362](#))
- Single 24-bit ADC ([ADuCM363](#))
- Programmable ADC output rate (3.5 Hz to 3.906 kHz)
- Simultaneous 50 Hz/60 Hz noise rejection
 - At 50 SPS continuous conversion mode
 - At 16.67 SPS single conversion mode

Flexible input mux for input channel selection to both ADCs

- Two 24-bit multichannel ADCs (ADC0 and ADC1)
- 6 differential or 12 single-ended input channels
- 4 internal channels for monitoring DAC, temperature sensor, IOVDD/4, and AVDD/4 (ADC1 only)
- Programmable gain (1 to 128)
- Gain of 1 with input buffer on/off supported
- RMS noise: 52 nV at 3.53 Hz, 200 nV at 50 Hz

Programmable sensor excitation current sources

On-chip precision voltage reference

- Two external reference options supported by both ADCs

Single 12-bit voltage output DAC

- NPN mode for 4 mA to 20 mA loop applications

Microcontroller

- ARM Cortex-M3 32-bit processor
- Serial wire download and debug
- Internal watch crystal for wake-up timer
- 16 MHz oscillator with 8-way programmable divider

Memory

- Up to 256 kB Flash/EE memory, 24 kB SRAM
- In-circuit debug/download via serial wire and UART

Power supply range: 1.8 V to 3.6 V (maximum)

Power consumption, MCU active mode

- Core consumes 290 μ A/MHz
- Overall system current consumption of 1.0 mA with core operating at 500 kHz (both ADCs on, input buffers off, PGA gain of 4, one SPI port on, and all timers on)

Power consumption, power-down mode: 4 μ A (wake-up timer active)

On-chip peripherals

- 2 \times UART, I²C, and 2 \times SPI serial input/output (I/O)
- 16-bit pulse-width modulation (PWM) controller
- 19-pin multifunction GPIO port
- 2 general-purpose timers
- Wake-up timer/watchdog timer
- Multichannel DMA and interrupt controller
 - DMA support for both SPI channels

Package and temperature range

- 48-lead, 7 mm \times 7 mm LFCSP
- Specified for -40°C to $+125^{\circ}\text{C}$ operation

Development tools

- Low cost QuickStart Development System
- Third-party compiler and emulator tool support
- Multiple diagnostic functions that support SIL certification

APPLICATIONS

- Industrial automation and process control
- Intelligent precision sensing systems
- 4 mA to 20 mA loop-powered smart sensor systems
- Medical devices, patient monitoring

TABLE OF CONTENTS

Features	1	SPI Timing Specifications	16
Applications.....	1	Absolute Maximum Ratings	18
Revision History	2	Thermal Resistance	18
General Description	3	ESD Caution.....	18
Functional Block Diagrams.....	4	Pin Configuration and Function Descriptions.....	19
Specifications.....	6	Typical Performance Characteristics	22
Microcontroller Electrical Specifications	6	Typical System Configuration	23
RMS Noise Resolution of ADC0 and ADC1	11	Outline Dimensions	24
I ² C Timing Specifications.....	15	Ordering Guide	24

REVISION HISTORY**10/2016—Revision 0: Initial Version**

GENERAL DESCRIPTION

The ADuCM362/ADuCM363 are fully integrated, 3.9 kSPS, 24-bit data acquisition systems that incorporate dual, high performance, multichannel sigma-delta (Σ - Δ) analog-to-digital converters (ADCs), a 32-bit ARM Cortex™-M3 processor, and Flash/EE memory on a single chip. The ADuCM362/ADuCM363 are designed for direct interfacing to external precision sensors in both wired and battery-powered applications. The ADuCM363 contains all the features of the ADuCM362, except that only one 24-bit Σ - Δ ADC (ADC1) is available.

The ADuCM362/ADuCM363 contain an on-chip 32 kHz oscillator and an internal 16 MHz high frequency oscillator. The high frequency oscillator is routed through a programmable clock divider from which the operating frequency of the processor core clock is generated. The maximum core clock speed is 16 MHz; this speed is not limited by operating voltage or temperature.

The microcontroller core is a low power ARM Cortex-M3 processor, a 32-bit RISC machine that offers up to 20 MIPS peak performance. The Cortex-M3 processor incorporates a flexible, 11-channel DMA controller that supports all wired communication peripherals (both SPIs, both UARTs, and I²C). Also integrated on chip are up to 256 kB of nonvolatile Flash/EE memory and 24 kB of SRAM.

The analog subsystem consists of dual ADCs, each connected to a flexible input mux. Both ADCs can operate in fully differential and single-ended modes. Other on-chip ADC features include dual programmable excitation current sources, diagnostic current sources, and a bias voltage generator of AVDD_REG/2 (900 mV) to set the common-mode voltage of an input channel. A low-side internal ground switch is provided to allow power-down of an external circuit (for example, a bridge circuit) between conversions. Optional input buffers are provided for the analog inputs and the external reference inputs. These buffers can be enabled for all PGA gain settings.

The ADCs contain two parallel filters: a sinc3 or sinc4 filter in parallel with a sinc2 filter. The sinc3 or sinc4 filter is used for precision measurements. The sinc2 filter is used for fast measurements and for the detection of step changes in the input signal.

The devices contain a low noise, low drift internal band gap reference, but they can be configured to accept one or two external reference sources in ratiometric measurement configurations. An option to buffer the external reference inputs is provided on chip. A single-channel buffered voltage output DAC is also provided on chip.

The ADuCM362/ADuCM363 integrate a range of on-chip peripherals, which can be configured under microcontroller software control as required in the application. The peripherals include two UARTs, I²C, and dual SPI serial I/O communication controllers; a 19-pin GPIO port; two general-purpose timers; a wake-up timer; and a system watchdog timer. A 16-bit PWM controller with six output channels is also provided.

The ADuCM362/ADuCM363 are specifically designed to operate in battery-powered applications where low power operation is critical. The microcontroller core can be configured in a normal operating mode that consumes 290 μ A/MHz (including flash/SRAM I_{DD}). An overall system current consumption of 1 mA can be achieved with both ADCs on (input buffers off), PGA gain of 4, one SPI port on, and all timers on.

The ADuCM362/ADuCM363 can be configured in a number of low power operating modes under direct program control, including a hibernate mode (internal wake-up timer active) that consumes only 4 μ A. In hibernate mode, peripherals, such as external interrupts or the internal wake-up timer, can wake up the devices. This mode allows the devices to operate with ultralow power while still responding to asynchronous external or periodic events.

On-chip factory firmware supports in-circuit serial download via a serial wire interface (2-pin JTAG system) and UART; non-intrusive emulation is also supported via the serial wire interface. These features are incorporated into a low cost QuickStart™ Development System that supports this precision analog microcontroller family.

The devices operate from an external 1.8 V to 3.6 V voltage supply and are specified over an industrial temperature range of -40°C to +125°C.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuCM362 Functional Block Diagram

14519-001




Figure 2. ADuCM363 Functional Block Diagram

14819-014

SPECIFICATIONS

MICROCONTROLLER ELECTRICAL SPECIFICATIONS

AVDD/IOVDD = 1.8 V to 3.6 V, internal 1.2 V reference, $f_{\text{CORE}} = 16 \text{ MHz}$, all specifications at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit	
ADC SPECIFICATIONS						
Conversion Rate ¹	Chop off	3.5		3906	Hz	
	Chop on	3.5		1302	Hz	
No Missing Codes ¹	Chop off, $f_{\text{ADC}} \leq 500 \text{ Hz}$	24			Bits	
	Chop on, $f_{\text{ADC}} \leq 250 \text{ Hz}$	24			Bits	
RMS Noise and Data Output Rates	See Table 2 through Table 9					
Integral Nonlinearity ¹	Gain = 1, input buffer off		±10		ppm of FSR	
	Gain = 2, 4, 8, or 16		±15		ppm of FSR	
	Gain = 32, 64, or 128		±20		ppm of FSR	
Offset Error ^{2,3,4,6,7}	Chop off; offset error is in the order of the noise for the programmed gain and update rate following calibration		±230/gain		µV	
	Chop on ¹		±1.0		µV	
Offset Error Drift vs. Temperature ^{1,4,6}	Chop off, gain ≤ 4		1/gain		µV/°C	
	Chop off, gain ≥ 8		230		nV/°C	
	Chop on		10		nV/°C	
Offset Error Lifetime Stability ⁵	Gain = 128		1		µV/1000 Hr	
Full-Scale Error ^{1,4,6,7,8}			±0.5/gain		mV	
Full-Scale Error Lifetime Stability ⁵	Gain = 128		70		µV/1000 Hr	
Gain Error Drift vs. Temperature ^{1,4,6}	External reference					
	Gain = 1, 2, 4, 8, or 16		±3		ppm/°C	
	Gain = 32, 64, or 128		±6		ppm/°C	
PGA Gain Mismatch Error			±0.15		%	
Power Supply Rejection ¹	External reference					
	Chop on, ADC input = 0.25 V, gain = 4	95			dB	
	Chop off, ADC input = 7.8 mV, gain = 128	80			dB	
	Chop off, ADC input = 1 V, gain = 1	90			dB	
Absolute Input Voltage Range						
	Unbuffered Mode	AGND		AVDD	V	
Buffered Mode						
Differential Input Voltage Ranges ¹	Available for all gain settings G = 1 to 128	AGND + 0.1		AVDD – 0.1	V	
	For gain = 32, 64, and 128, see Table 3 and Table 7 for allowable input ranges and noise values					
	Gain = 1			±V _{REF}	V	
	Gain = 2			±500	mV	
	Gain = 4			±250	mV	
	Gain = 8			±125	mV	
	Gain = 16			±62.5	mV	
	Common-Mode Voltage, V _{CM} ¹	Ideally, $V_{\text{CM}} = ((\text{AIN}+) + (\text{AIN}-))/2$; gain = 2 to 128; input current varies with V _{CM} (see Figure 9 and Figure 10)	AGND		AVDD	V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Input Current ⁹					
Buffered Mode	Gain > 1 (excluding AIN4, AIN5, AIN6, and AIN7 pins)		1		nA
Unbuffered Mode	Gain > 1 (AIN4, AIN5, AIN6, and AIN7 pins) Input current varies with input voltage		2 860		nA nA/V
Average Input Current Drift ¹					
Buffered Mode	AIN1, AIN3, AIN5, AIN7, and AIN11 AIN0, AIN4, AIN9, and AIN10 AIN2, AIN6, and AIN8		±5 ±9 ±15 ±250		pA/°C pA/°C pA/°C pA/V/°C
Unbuffered Mode					
Common-Mode Rejection, DC ¹	On ADC input ADC gain = 1, AVDD < 2 V ADC gain = 1, AVDD > 2 V ADC gain = 2 to 128	65 80 80	100 100		dB dB dB
Common-Mode Rejection, 50 Hz/60 Hz ¹	50 Hz/60 Hz ± 1 Hz; f _{ADC} = 16.67 Hz, chop on; f _{ADC} = 50 Hz, chop off ADC gain = 1 ADC gain = 2 to 128	97 90			dB dB
Normal Mode Rejection, 50 Hz/60 Hz ¹	On ADC input 50 Hz/60 Hz ± 1 Hz; f _{ADC} = 16.67 Hz, chop on; f _{ADC} = 50 Hz, chop off	60	80		dB
TEMPERATURE SENSOR ¹	After user calibration				
Voltage Output at 25°C	Processor powered down or in standby mode before measurement		82.1		mV
Voltage Temperature Coefficient (TC) Accuracy			250 6		μV/°C °C
GROUND SWITCH					
On Resistance (R _{ON})		3.7	10	19	Ω
Allowable Current ¹	20 kΩ resistor off, direct short to ground			20	mA
VOLTAGE REFERENCE	ADC internal reference				
Internal V _{REF}			1.2		V
Initial Accuracy	Measured at T _A = 25°C	-0.1		+0.1	%
Reference Temperature Coefficient (TC) ^{1, 10}		-15	±5	+15	ppm/°C
Power Supply Rejection ¹		82	90		dB
EXTERNAL REFERENCE INPUTS					
Input Range					
Buffered Mode		AGND + 0.1		AVDD - 0.1	V
Unbuffered Mode	Minimum differential voltage between VREF+ and VREF- pins is 400 mV	0		AVDD	V
Input Current					
Buffered Mode		-20	+10	+27	nA
Unbuffered Mode			500		nA/V
Normal Mode Rejection ¹			80		dB
Common-Mode Rejection ¹		85	100		dB
Reference Detect Levels ¹			400		mV

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
EXCITATION CURRENT SOURCES					
Output Current	Available from each current source; value programmable from 10 μ A to 1 mA	10		1000	μ A
Initial Tolerance at 25°C ¹	$I_{OUT} \geq 50 \mu$ A		± 5		%
Drift ¹	Using internal reference resistor		100	400	ppm/°C
	Using external 150 k Ω reference resistor between IREF pin and AGND; resistor must have drift specification of 5 ppm/°C		75	400	ppm/°C
Initial Current Matching at 25°C ¹	Matching between both current sources		± 0.5		%
Drift Matching ¹			50		ppm/°C
Load Regulation, AVDD ¹	AVDD = 3.3 V		0.2		%/V
Output Compliance ¹	$I_{OUT} = 10 \mu$ A to 210 μ A	AGND – 0.03		AVDD – 0.85	V
	$I_{OUT} > 210 \mu$ A	AGND – 0.03		AVDD – 1.1	V
DAC CHANNEL SPECIFICATIONS					
Voltage Range	$R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$				
	Internal reference	0		V_{REF}	V
	External reference	0		1.8	V
DC Specifications ¹¹					
Resolution		12			Bits
Relative Accuracy			± 3		LSB
Differential Nonlinearity	Guaranteed monotonic		± 0.5	± 1	LSB
Offset Error	1.2 V internal reference		± 2	± 10	mV
Gain Error	V_{REF} range (reference = 1.2 V)			± 0.5	%
NPN Mode ¹					
Resolution		12			Bits
Relative Accuracy			± 3		LSB
Differential Nonlinearity			± 0.5		LSB
Offset Error			± 0.35		mA
Gain Error			± 0.75		mA
Output Current Range		0.008		23.6	mA
Interpolation Mode ^{1,12}					
Resolution	Only monotonic to 14 bits		14		Bits
Relative Accuracy	For 14-bit resolution		± 6		LSB
Differential Nonlinearity	Monotonic (14 bits)		± 0.6		LSB
Offset Error	1.2 V internal reference		± 2		mV
Gain Error	V_{REF} range (reference = 1.2 V)		± 1		%
	AVDD range		± 1		%
DAC AC CHARACTERISTICS¹					
Voltage Output Settling Time			10		μ s
Digital-to-Analog Glitch Energy	1 LSB change at major carry (maximum number of bits changes simultaneously in the DAC0DAT register)		± 20		nV-sec
POWER-ON RESET (POR)					
POR Trip Level	Voltage at DVDD pin				
	Power-on level		1.65		V
	Power-down level		1.65		V
Timeout from POR ¹			50		ms
WATCHDOG TIMER (WDT)¹					
Timeout Period		0.00003		8192	sec
Timeout Step Size	T3CON[3:2] = 10		7.8125		ms
FLASH/EE MEMORY¹					
Endurance ¹³		10,000			Cycles
Data Retention ¹⁴	$T_J = 85^\circ\text{C}$	10			Years

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DIGITAL INPUTS					
Input Leakage Current	All digital inputs Digital inputs except for the $\overline{\text{RESET}}$, SWCLK, and SWDIO pins				
Logic 1	$V_{\text{INH}} = \text{IOVDD}$ or $V_{\text{INH}} = 1.8 \text{ V}$		140		μA
Logic 0	Internal pull-up disabled $V_{\text{INL}} = 0 \text{ V}$		1		nA
Input Leakage Current	Internal pull-up disabled $\overline{\text{RESET}}$, SWCLK, and SWDIO pins		160		μA
Logic 1			10		nA
Logic 0			140		μA
Input Capacitance ¹			160		μA
Logic Input Voltage			10		pF
Low, V_{INL}				$0.2 \times \text{IOVDD}$	V
High, V_{INH}		$0.7 \times \text{IOVDD}$			V
Logic Output Voltage					
High, V_{OH}	$I_{\text{SOURCE}} = 1 \text{ mA}$	$\text{IOVDD} - 0.4$			V
Low, V_{OL}	$I_{\text{SINK}} = 1 \text{ mA}$			0.4	V
CRYSTAL OSCILLATOR¹					
Logic Input Voltage, XTALI Only ¹⁵	32.768 kHz crystal inputs				
Low, V_{INL}				0.8	V
High, V_{INH}		1.7			V
XTALI Capacitance			6		pF
XTALO Capacitance			6		pF
ON-CHIP LOW POWER OSCILLATOR					
Oscillator Frequency			32.768		kHz
Accuracy		-30	± 10	+30	%
ON-CHIP HIGH FREQUENCY OSCILLATOR					
Oscillator Frequency			16		MHz
Accuracy	-40°C to $+125^\circ\text{C}$	-1.8		+1.4	%
Long Term Stability ⁵			0.8		$^\circ\text{C}/1000 \text{ Hr}$
PROCESSOR CLOCK RATE¹					
Using an External Clock	Nine programmable core clock selections within specified range	0.0625	0.5	16	MHz
		0.032768		16	MHz
PROCESSOR START-UP TIME¹					
At Power-On	Includes kernel power-on execution time		41		ms
After Reset Event	Includes kernel power-on execution time		1.44		ms
From Processor Power-Down (Mode 1, Mode 2, and Mode 3)	f_{CLK} is the Cortex-M3 core clock		3 to 5		f_{CLK}
From Total Halt or Hibernate Mode (Mode 4 or Mode 5)			30.8		μs

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER REQUIREMENTS					
Power Supply Voltages, V_{DD}	AVDD, IOVDD	1.8		3.6	V
Power Consumption					
I_{DD} (MCU Active Mode) ^{16, 17}	Processor clock rate = 16 MHz; all peripherals on (CLKSYS DIV = 0)		5.5		mA
	Processor clock rate = 8 MHz; all peripherals on (CLKSYS DIV = 1)		3		mA
	Processor clock rate = 500 kHz; both ADCs on (input buffers off) with PGA gain = 4, 1 × SPI port on, all timers on		1		mA
I_{DD} (MCU Powered Down)	Full temperature range, total halt mode (Mode 4)		4		μA
I_{DD} , Total (ADC0) ¹⁷	PGA enabled, gain ≥ 32		320		μA
PGA	Gain = 4, 8, or 16, PGA only		130		μA
	Gain = 32, 64, or 128, PGA only		180		μA
Input Buffers	2 × input buffers = 70 μA		70		μA
Digital Interface and Modulator			70		μA
I_{DD} (ADC1)	Input buffers off, gain = 4, 8, or 16 only		200		μA
External Reference Input Buffers	60 μA each		120		μA

¹ These numbers are not production tested, but are guaranteed by design and/or characterization data at production release.

² Tested at gain = 4 after initial offset calibration.

³ Measured with an internal short. A system zero-scale calibration removes this error.

⁴ A recalibration at any temperature removes these errors.

⁵ The long term stability specification is noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

⁶ These numbers do not include internal reference temperature drift.

⁷ Factory calibrated at gain = 1.

⁸ System calibration at a specific gain removes the error at this gain.

⁹ Input current is measured with one ADC measuring a channel. If both ADCs measure the same input channel, the input current increases (approximately doubles).

¹⁰ Measured using the box method.

¹¹ Reference DAC linearity is calculated using a reduced code range of 0x0AB to 0xF30.

¹² Measured using a low-pass filter with R = 1 kΩ, C = 100 nF.

¹³ Endurance is qualified to 10,000 cycles as per JEDEC Standard 22, Method A117, and is measured at -40°C, +25°C, and +125°C. Typical endurance at 25°C is 170,000 cycles.

¹⁴ Retention lifetime equivalent at junction temperature (T_j) = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime derates with junction temperature.

¹⁵ Voltage input levels are relevant only if driving XTAL input from a voltage source. If a crystal is connected directly, the internal crystal interface determines the common-mode voltage.

¹⁶ Typical additional supply current consumed during Flash/EE memory program and erase cycles is 7 mA.

¹⁷ Total I_{DD} for ADC includes figures for PGA ≥ 32, input buffers, digital interface, and the Σ-Δ modulator.

RMS NOISE RESOLUTION OF ADC0 AND ADC1**Internal Reference (1.2 V)**

Table 2 through Table 5 provide rms noise specifications for ADC0 and ADC1 using the internal reference (1.2 V). Table 2 and Table 3 list the rms noise for both ADCs with various gain and output update rate values. Table 4 and Table 5 list the typical output rms noise effective number of bits (ENOB) in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.)

Table 2. RMS Noise vs. Gain and Output Update Rate, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)				
			Gain = 1, $\pm V_{\text{REF}}$, ADCxMDE = 0x01	Gain = 2, $\pm 500 \text{ mV}$, ADCxMDE = 0x11	Gain = 4, $\pm 250 \text{ mV}$, ADCxMDE = 0x21	Gain = 8, $\pm 125 \text{ mV}$, ADCxMDE = 0x31	Gain = 16, $\pm 62.5 \text{ mV}$, ADCxMDE = 0x41
3.53	On/sinc3	0x8E7C	1.05	0.45	0.23	0.135	0.072
30	Off/sinc3	0x007E	2.1	1.37	0.63	0.37	0.22
50	Off/sinc3	0x007D	3.7	1.6	0.83	0.47	0.29
100	Off/sinc3	0x004D	5.45	2.41	1.13	0.63	0.38
488	Off/sinc4	0x100F	10	4.7	2.2	1.3	0.79
976	Off/sinc4	0x1007	13.5	6.5	3.3	1.7	1.1
1953	Off/sinc4	0x1003	19.3	10	4.7	2.6	1.55
3906	Off/sinc4	0x1001	67.0	36	16.6	8.8	4.9

Table 3. RMS Noise vs. Gain and Output Update Rate, Internal Reference (1.2 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)					
			Gain = 32, ¹ $\pm 62.5 \text{ mV}$, ADCxMDE = 0x49	Gain = 32, ^{1,2} $\pm 22.18 \text{ mV}$, ADCxMDE = 0x51	Gain = 64, ³ $\pm 15.625 \text{ mV}$, ADCxMDE = 0x59	Gain = 64, ^{3,4} $\pm 10.3125 \text{ mV}$, ADCxMDE = 0x61	Gain = 128, ⁵ $\pm 7.8125 \text{ mV}$, ADCxMDE = 0x69	Gain = 128, ^{5,6} $\pm 3.98 \text{ mV}$, ADCxMDE = 0x71
3.53	On/sinc3	0x8E7C	0.067	0.064	0.073	0.055	0.058	0.052
30	Off/sinc3	0x007E	0.202	0.2	0.196	0.16	0.174	0.155
50	Off/sinc3	0x007D	0.24	0.24	0.25	0.21	0.21	0.2
100	Off/sinc3	0x004D	0.35	0.32	0.36	0.27	0.31	0.25
488	Off/sinc4	0x100F	0.7	0.67	0.71	0.58	0.62	0.57
976	Off/sinc4	0x1007	0.99	0.91	1.01	0.74	0.83	0.7
1953	Off/sinc4	0x1003	1.78	1.3	1.48	1.15	1.25	1.0
3906	Off/sinc4	0x1001	6.44	2.68	3.59	1.4	2.2	1.4

¹ ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range.

² If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is $\pm 17.5 \text{ mV}$.

³ ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range.

⁴ If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is $\pm 8.715 \text{ mV}$.

⁵ ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range.

⁶ If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is $\pm 3.828 \text{ mV}$.

Table 4. Typical Output RMS Noise ENOB in Normal Mode, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	ENOB by Input Voltage Range and Gain ¹				
		Gain = 1, $\pm V_{REF}$, ADCxMDE = 0x01	Gain = 2, ± 500 mV, ADCxMDE = 0x11	Gain = 4, ± 250 mV, ADCxMDE = 0x21	Gain = 8, ± 125 mV, ADCxMDE = 0x31	Gain = 16, ± 62.5 mV, ADCxMDE = 0x41
3.53	On/sinc3	21.1 (18.4 p-p)	21.1 (18.4 p-p)	21.1 (18.3 p-p)	20.8 (18.1 p-p)	20.7 (18.0 p-p)
30	Off/sinc3	20.1 (17.4 p-p)	19.5 (16.8 p-p)	19.6 (16.9 p-p)	19.4 (16.6 p-p)	19.1 (16.4 p-p)
50	Off/sinc3	19.3 (16.6 p-p)	19.25 (16.5 p-p)	19.2 (16.5 p-p)	19.0 (16.3 p-p)	18.7 (16.0 p-p)
100	Off/sinc3	18.7 (16.0 p-p)	18.66 (15.9 p-p)	18.75 (16.0 p-p)	18.6 (15.9 p-p)	18.3 (15.6 p-p)
488	Off/sinc4	17.9 (15.2 p-p)	17.7 (15.0 p-p)	17.8 (15.1 p-p)	17.55 (14.8 p-p)	17.3 (14.5 p-p)
976	Off/sinc4	17.4 (14.7 p-p)	17.2 (14.5 p-p)	17.2 (14.5 p-p)	17.2 (14.4 p-p)	16.8 (14.1 p-p)
1953	Off/sinc4	16.9 (14.2 p-p)	16.6 (13.9 p-p)	16.7 (14.0 p-p)	16.55 (13.8 p-p)	16.3 (13.6 p-p)
3906	Off/sinc4	15.1 (12.4 p-p)	14.8 (12.0 p-p)	14.9 (12.2 p-p)	14.8 (12.1 p-p)	14.6 (11.9 p-p)

¹ RMS bits are calculated as follows: $\log_2((2 \times \text{Input Range})/\text{RMS Noise})$; peak-to-peak (p-p) bits are calculated as follows: $\log_2((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$.

Table 5. Typical Output RMS Noise ENOB in Normal Mode, Internal Reference (1.2 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	ENOB by Input Voltage Range and Gain ¹					
		Gain = 32, ± 62.5 mV, ADCxMDE = 0x49	Gain = 32, ± 22.18 mV, ADCxMDE = 0x51	Gain = 64, ± 15.625 mV, ADCxMDE = 0x59	Gain = 64, ± 10.3125 mV, ADCxMDE = 0x61	Gain = 128, ± 7.8125 mV, ADCxMDE = 0x69	Gain = 128, ± 3.98 mV, ADCxMDE = 0x71
3.53	On/sinc3	19.8 (17.1 p-p)	19.4 (16.7 p-p)	18.7 (16.0 p-p)	18.5 (15.8 p-p)	18.0 (15.3 p-p)	17.2 (14.5 p-p)
30	Off/sinc3	18.2 (15.5 p-p)	17.75 (15.0 p-p)	17.3 (14.6 p-p)	17.0 (14.25 p-p)	16.45 (13.7 p-p)	15.6 (12.9 p-p)
50	Off/sinc3	18.0 (15.2 p-p)	17.5 (14.8 p-p)	16.93 (14.2 p-p)	16.6 (13.86 p-p)	16.2 (13.5 p-p)	15.3 (12.55 p-p)
100	Off/sinc3	17.4 (14.7 p-p)	17.1 (14.35 p-p)	16.4 (13.7 p-p)	16.2 (13.5 p-p)	15.6 (12.9 p-p)	15.0 (12.2 p-p)
488	Off/sinc4	16.4 (13.7 p-p)	16.0 (13.3 p-p)	15.4 (12.7 p-p)	15.1 (12.4 p-p)	14.6 (11.9 p-p)	13.8 (11.0 p-p)
976	Off/sinc4	15.9 (13.2 p-p)	15.6 (12.85 p-p)	14.91 (12.2 p-p)	14.8 (12.0 p-p)	14.2 (11.5 p-p)	13.4 (10.75 p-p)
1953	Off/sinc4	15.1 (12.4 p-p)	15.05 (12.3 p-p)	14.4 (11.6 p-p)	14.1 (11.4 p-p)	13.6 (10.9 p-p)	13.0 (10.2 p-p)
3906	Off/sinc4	13.2 (10.5 p-p)	14.0 (11.3 p-p)	13.1 (10.4 p-p)	13.8 (11.1 p-p)	12.8 (10.1 p-p)	12.5 (9.75 p-p)

¹ RMS bits are calculated as follows: $\log_2((2 \times \text{Input Range})/\text{RMS Noise})$; peak-to-peak (p-p) bits are calculated as follows: $\log_2((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$.

External Reference (2.5 V)

Table 6 through Table 9 provide rms noise specifications for ADC0 and ADC1 using the external reference (2.5 V). Table 6 and Table 7 list the rms noise for both ADCs with various gain and output update rate values. Table 8 and Table 9 list the typical output rms noise effective ENOB in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.)

Table 6. RMS Noise vs. Gain and Output Update Rate, External Reference (2.5 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)				
			Gain = 1, $\pm V_{\text{REF}}$, ADCxMDE = 0x01	Gain = 2, $\pm 500 \text{ mV}$, ADCxMDE = 0x11	Gain = 4, $\pm 250 \text{ mV}$, ADCxMDE = 0x21	Gain = 8, $\pm 125 \text{ mV}$, ADCxMDE = 0x31	Gain = 16, $\pm 62.5 \text{ mV}$, ADCxMDE = 0x41
3.53	On/sinc3	0x8E7C	1.1	0.5	0.27	0.17	0.088
30	Off/sinc3	0x007E	3	1.4	0.85	0.44	0.27
50	Off/sinc3	0x007D	3.9	2.2	0.92	0.46	0.3
100	Off/sinc3	0x004D	5.2	2.8	1.25	0.63	0.38
488	Off/sinc4	0x100F	9.3	5.0	2.5	1.2	0.75
976	Off/sinc4	0x1007	12.5	7	3.5	1.75	1.2
1953	Off/sinc4	0x1003	20.0	10	5.7	2.6	1.71
3906	Off/sinc4	0x1001	140.0	70.0	35.0	17.2	8.9

Table 7. RMS Noise vs. Gain and Output Update Rate, External Reference (2.5 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)					
			Gain = 32, ¹ $\pm 62.5 \text{ mV}$, ADCxMDE = 0x49	Gain = 32, ^{1,2} $\pm 22.18 \text{ mV}$, ADCxMDE = 0x51	Gain = 64, ³ $\pm 15.625 \text{ mV}$, ADCxMDE = 0x59	Gain = 64, ^{3,4} $\pm 10.3125 \text{ mV}$, ADCxMDE = 0x61	Gain = 128, ⁵ $\pm 7.8125 \text{ mV}$, ADCxMDE = 0x69	Gain = 128, ^{5,6} $\pm 3.98 \text{ mV}$, ADCxMDE = 0x71
3.53	On/sinc3	0x8E7C	0.076	0.07	0.088	0.06	0.068	0.58
30	Off/sinc3	0x007E	0.21	0.22	0.21	0.19	0.175	0.17
50	Off/sinc3	0x007D	0.265	0.21	0.27	0.2	0.225	0.19
100	Off/sinc3	0x004D	0.37	0.32	0.366	0.28	0.32	0.26
488	Off/sinc4	0x100F	0.73	0.7	0.73	0.57	0.64	0.5
976	Off/sinc4	0x1007	1.1	0.83	1.01	0.77	0.89	0.75
1953	Off/sinc4	0x1003	2.05	1.3	1.6	1.24	1.3	1.1
3906	Off/sinc4	0x1001	9.4	4.8	5.1	2.65	3.2	1.88

¹ ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range.

² If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is $\pm 17.5 \text{ mV}$.

³ ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range.

⁴ If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is $\pm 8.715 \text{ mV}$.

⁵ ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range.

⁶ If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is $\pm 3.828 \text{ mV}$.

Table 8. Typical Output RMS Noise ENOB in Normal Mode, External Reference (2.5 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	ENOB by Input Voltage Range and Gain ¹				
		Gain = 1, $\pm V_{REF}$, ADCxMDE = 0x01	Gain = 2, ± 500 mV, ADCxMDE = 0x11	Gain = 4, ± 250 mV, ADCxMDE = 0x21	Gain = 8, ± 125 mV, ADCxMDE = 0x31	Gain = 16, ± 62.5 mV, ADCxMDE = 0x41
3.53	On/sinc3	22.1 (19.4 p-p)	20.9 (18.2 p-p)	20.8 (18.1 p-p)	20.5 (17.7 p-p)	20.43 (17.7 p-p)
30	Off/sinc3	20.7 (18.0 p-p)	19.4 (16.7 p-p)	19.2 (16.4 p-p)	19.1 (16.4 p-p)	18.82 (16.1 p-p)
50	Off/sinc3	20.3 (17.6 p-p)	18.8 (16.1 p-p)	19.05 (16.3 p-p)	19.05 (16.3 p-p)	18.66 (15.9 p-p)
100	Off/sinc3	19.9 (17.2 p-p)	18.4 (15.7 p-p)	18.6 (15.9 p-p)	18.6 (15.9 p-p)	18.32 (15.6 p-p)
488	Off/sinc4	19.0 (16.3 p-p)	17.6 (14.9 p-p)	17.6 (14.9 p-p)	17.7 (14.9 p-p)	17.34 (14.6 p-p)
976	Off/sinc4	18.6 (15.9 p-p)	17.1 (14.4 p-p)	17.1 (14.4 p-p)	17.1 (14.4 p-p)	16.66 (13.9 p-p)
1953	Off/sinc4	17.9 (15.2 p-p)	16.6 (13.9 p-p)	16.4 (13.7 p-p)	16.55 (13.8 p-p)	16.15 (13.4 p-p)
3906	Off/sinc4	15.1 (12.4 p-p)	13.8 (11.1 p-p)	13.8 (11.1 p-p)	13.8 (11.1 p-p)	13.77 (11.05 p-p)

¹ RMS bits are calculated as follows: $\log_2((2 \times \text{Input Range})/\text{RMS Noise})$; peak-to-peak (p-p) bits are calculated as follows: $\log_2((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$.

Table 9. Typical Output RMS Noise ENOB in Normal Mode, External Reference (2.5 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	ENOB by Input Voltage Range and Gain ¹					
		Gain = 32, ± 62.5 mV, ADCxMDE = 0x49	Gain = 32, ± 22.18 mV, ADCxMDE = 0x51	Gain = 64, ± 15.625 mV, ADCxMDE = 0x59	Gain = 64, ± 10.3125 mV, ADCxMDE = 0x61	Gain = 128, ± 7.8125 mV, ADCxMDE = 0x69	Gain = 128, ± 3.98 mV, ADCxMDE = 0x71
3.53	On/sinc3	19.6 (16.9 p-p)	19.3 (16.55 p-p)	18.4 (15.7 p-p)	18.4 (15.7 p-p)	17.8 (15.1 p-p)	17.1 (14.3 p-p)
30	Off/sinc3	18.2 (15.5 p-p)	17.6 (14.9 p-p)	17.2 (14.5 p-p)	16.7 (14.0 p-p)	16.4 (13.7 p-p)	15.5 (12.8 p-p)
50	Off/sinc3	17.8 (15.1 p-p)	17.7 (15.0 p-p)	16.8 (14.1 p-p)	16.65 (13.9 p-p)	16.1 (13.4 p-p)	15.35 (12.6 p-p)
100	Off/sinc3	17.4 (14.6 p-p)	17.1 (14.35 p-p)	16.4 (13.7 p-p)	16.2 (13.4 p-p)	15.6 (12.85 p-p)	14.9 (12.2 p-p)
488	Off/sinc4	16.4 (13.7 p-p)	16.0 (13.2 p-p)	15.4 (12.7 p-p)	15.1 (12.4 p-p)	14.6 (11.85 p-p)	14.0 (11.2 p-p)
976	Off/sinc4	15.8 (13.1 p-p)	15.7 (13.0 p-p)	14.9 (12.2 p-p)	14.7 (12.0 p-p)	14.1 (11.4 p-p)	13.4 (10.6 p-p)
1953	Off/sinc4	14.9 (12.1 p-p)	15.1 (12.3 p-p)	14.25 (11.5 p-p)	14.0 (11.3 p-p)	13.55 (10.8 p-p)	12.8 (10.1 p-p)
3906	Off/sinc4	12.7 (10.0 p-p)	13.2 (10.4 p-p)	12.6 (9.9 p-p)	12.9 (10.2 p-p)	12.25 (9.5 p-p)	12.0 (9.3 p-p)

¹ RMS bits are calculated as follows: $\log_2((2 \times \text{Input Range})/\text{RMS Noise})$; peak-to-peak (p-p) bits are calculated as follows: $\log_2((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$.

I²C TIMING SPECIFICATIONS

The capacitive load for each I²C bus line (C_B) is 400 pF maximum as per the I²C bus specifications. I²C timing is guaranteed by design, but is not production tested.

Table 10. I²C Timing in Fast Mode (400 kHz)

Parameter	Description	Min	Max	Unit
t _L	Serial clock (SCL) low pulse width	1300		ns
t _H	SCL high pulse width	600		ns
t _{SHD}	Start condition hold time	600		ns
t _{DSU}	Data setup time	100		ns
t _{DHD}	Data hold time	0		ns
t _{RSU}	Setup time for repeated start	600		ns
t _{PSU}	Stop condition setup time	600		ns
t _{BUF}	Bus free time between a stop condition and a start condition	1.3		μs
t _R	Rise time for both SCL and serial data (SDA)	20 + 0.1 C _B	300	ns
t _F	Fall time for both SCL and SDA	20 + 0.1 C _B	300	ns
t _{SUP}	Pulse width of suppressed spike	0	50	ns

Table 11. I²C Timing in Standard Mode (100 kHz)

Parameter	Description	Min	Max	Unit
t _L	SCL low pulse width	4.7		μs
t _H	SCL high pulse width	4.0		ns
t _{SHD}	Start condition hold time	4.7		μs
t _{DSU}	Data setup time	250		ns
t _{DHD}	Data hold time	0		μs
t _{RSU}	Setup time for repeated start	4.0		μs
t _{PSU}	Stop condition setup time	4.0		μs
t _{BUF}	Bus free time between a stop condition and a start condition	4.7		μs
t _R	Rise time for both SCL and SDA		1	μs
t _F	Fall time for both SCL and SDA		300	ns




Figure 3. I²C-Compatible Interface Timing

14915-002

SPI TIMING SPECIFICATIONS

Table 12. SPI Master Mode Timing

Parameter	Description	Min	Typ	Max	Unit
t_{SL}	SCLK low pulse width ¹		$(SPIDIV + 1) \times t_{UCLK}$		ns
t_{SH}	SCLK high pulse width ¹		$(SPIDIV + 1) \times t_{UCLK}$		ns
t_{DAV}	Data output valid after SCLK edge		0	35.5	ns
t_{DOSU}	Data output setup time before SCLK edge ¹	$(SPIDIV + 1) \times t_{UCLK}$			ns
t_{DSU}	Data input setup time before SCLK edge	58.7			ns
t_{DHD}	Data input hold time after SCLK edge	16			ns
t_{DF}	Data output fall time		12	35.5	ns
t_{DR}	Data output rise time		12	35.5	ns
t_{SR}	SCLK rise time		12	35.5	ns
t_{SF}	SCLK fall time		12	35.5	ns

¹ $t_{UCLK} = 62.5$ ns. It corresponds to the internal 16 MHz clock before the clock divider.




Figure 4. SPI Master Mode Timing (Phase Mode = 1)

14919-003




Figure 5. SPI Master Mode Timing (Phase Mode = 0)

14919-004

Table 13. SPI Slave Mode Timing

Parameter	Description	Min	Typ	Max	Unit
$t_{\overline{CS}}$	\overline{CS} to SCLK edge	62.5			ns
t_{SL}	SCLK low pulse width ¹		$(SPIDIV + 1) \times t_{uCLK}$		ns
t_{SH}	SCLK high pulse width ¹	62.5	$(SPIDIV + 1) \times t_{uCLK}$		ns
t_{DAV}	Data output valid after SCLK edge			49.1	ns
t_{DSU}	Data input setup time before SCLK edge	20.2			ns
t_{DHD}	Data input hold time after SCLK edge	10.1			ns
t_{DF}	Data output fall time		12	35.5	ns
t_{DR}	Data output rise time		12	35.5	ns
t_{SR}	SCLK rise time		12	35.5	ns
t_{SF}	SCLK fall time		12	35.5	ns
t_{SFS}	\overline{CS} high after SCLK edge	0			ns

¹ $t_{uCLK} = 62.5$ ns. It corresponds to the internal 16 MHz clock before the clock divider.




Figure 6. SPI Slave Mode Timing (Phase Mode = 1)




Figure 7. SPI Slave Mode Timing (Phase Mode = 0)

ABSOLUTE MAXIMUM RATINGS

Table 14.

Parameter	Rating
AVDD to AGND	-0.3 V to +3.96 V
IOVDD to DGND	-0.3 V to +3.96 V
Digital Input Voltage to DGND	-0.3 V to +3.96 V
Digital Output Voltage to DGND	-0.3 V to +3.96 V
Analog Inputs to AGND	-0.3 V to +3.96 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
ESD Rating, All Pins	
Human Body Model (HBM)	±2 kV
Field-Induced Charged Device Model (FICDM)	±850 V
Peak Solder Reflow Temperature	
SnPb Assemblies (10 sec to 30 sec)	240°C
Pb-Free Assemblies (20 sec to 40 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 15. Thermal Resistance


Package Type	θ_{JA}	Unit
CP-48-4	27	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. EXPOSED PAD. THE LFCSP HAS AN EXPOSED PAD THAT MUST BE SOLDERED TO A METAL PLATE ON THE PCB AND TO DGND FOR MECHANICAL REASONS.

Figure 8. Pin Configuration

14819-007

Table 16. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	RESET	Reset Pin, Active Low Input. An internal pull-up is provided.
2	P2.1/SDA/UART1DCD/UARTDCD	General-Purpose Input/Output P2.1/I ² C Serial Data Pin/UART1 Data Carrier Detect Pin/UART Data Carrier Detect Pin.
3	P2.2/BM	General-Purpose Input/Output P2.2/Boot Mode Input Select Pin. When this pin is held low during and for a short time after any reset sequence, the devices enter UART download mode.
4	XTALO	External Crystal Oscillator Output Pin. Optional 32.768 kHz source for real-time clock.
5	XTALI	External Crystal Oscillator Input Pin. Optional 32.768 kHz source for real-time clock.
6	IOVDD	Digital System Supply Pin. This pin must be connected to DGND via a 0.1 μF capacitor.
7	DVDD_REG	Digital Regulator Supply. This pin must be connected to DGND via a 470 nF capacitor and to Pin 18, AVDD_REG.
8	AIN0	ADC Analog Input 0. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
9	AIN1	ADC Analog Input 1. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
10	AIN2	ADC Analog Input 2. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
11	AIN3	ADC Analog Input 3. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
12	AIN4/IEXC	ADC Analog Input 4/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN4). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).

Pin No.	Mnemonic	Description
13	GND_SW	Sensor Power Switch to Analog Ground Reference.
14	VREF+	External Reference Positive Input. An external reference can be applied between the VREF+ and VREF– pins.
15	VREF–	External Reference Negative Input. An external reference can be applied between the VREF+ and VREF– pins.
16	AGND	Analog System Ground Reference Pin.
17	AVDD	Analog System Supply Pin. This pin must be connected to AGND via a 0.1 μ F capacitor.
18	AVDD_REG	Internal Analog Regulator Supply Output. This pin must be connected to AGND via a 470 nF capacitor and to Pin 7, DVDD_REG.
19	DAC	DAC Voltage Output.
20	INT_REF	Internal Reference. This pin must be connected to ground via a 470 nF decoupling capacitor.
21	IREF	Optional Reference Current Resistor Connection for the Excitation Current Sources. The reference current used for the excitation current sources is set by a low drift (5 ppm/°C) external resistor connected to this pin.
22	AIN5/IEXC	ADC Analog Input 5/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN5). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).
23	AIN6/IEXC	ADC Analog Input 6/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN6). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).
24	AIN7/VBIAS0/IEXC/EXTREF2IN+	ADC Analog Input 7/Bias Voltage Output/Excitation Current Source/External Reference 2 Positive Input. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN7). This pin can also be configured as an analog output pin to generate a bias voltage, VBIAS0 of AVDD_REG/2 (VBIAS0); as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC); or as the positive input for External Reference 2 (EXTREF2IN+).
25	AIN8/EXTREF2IN–	ADC Analog Input 8/External Reference 2 Negative Input. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN8). This pin can also be configured as the negative input for External Reference 2 (EXTREF2IN–).
26	AIN9/DACBUFF+	ADC Analog Input 9/Noninverting Input to the DAC Output Buffer. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN9). This pin can also be configured as the noninverting input to the DAC output buffer when the DAC is configured for NPN mode (DACBUFF+).
27	AIN10	ADC Analog Input 10. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
28	AIN11/VBIAS1	ADC Analog Input 11/Bias Voltage Output. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN11). This pin can also be configured as an analog output pin to generate a bias voltage, VBIAS1 of AVDD_REG/2 (VBIAS1).
29	P0.0/MISO1/UART1DCD/ UARTDCD	General-Purpose Input/Output P0.0/SPI1 Master Input, Slave Output Pin/UART1 Data Carrier Detect Pin/ UART Data Carrier Detect Pin.
30	P0.1/SCLK1/SCL/RxD	General-Purpose Input/Output P0.1/SPI1 Serial Clock Pin/I ² C Serial Clock Pin/UART Serial Input (Data Input for the UART Downloader).
31	P0.2/MOSI1/SDA/TxD	General-Purpose Input/Output P0.2/SPI1 Master Output, Slave Input Pin/I ² C Serial Data Pin/ UART Serial Output (Data Output for the UART Downloader).
32	P0.3/IRQ0/ $\overline{CS1}$ /RTS1/RTS	General-Purpose Input/Output P0.3/External Interrupt Request 0/SPI1 Chip Select Pin (Active Low) (when using SPI1, configure this pin as $\overline{CS1}$)/UART1 Request to Send Signal/UART Request to Send Signal.
33	P0.4/RTS/ECLKO/RTS1	General-Purpose Input/Output P0.4/UART Request to Send Signal/External Clock Output Pin for Test Purposes/UART1 Request to Send Signal.
34	P0.5/IRQ1/CTS	General-Purpose Input/Output P0.5/External Interrupt Request 1/UART Clear to Send Signal.
35	P0.6/IRQ2/RxD1	General-Purpose Input/Output P0.6/External Interrupt Request 2/UART1 Serial Input.
36	P0.7/POR/TxD1	General-Purpose Input/Output P0.7/Power-On Reset Pin (Active High)/UART1 Serial Output.
37	IOVDD	Digital System Supply Pin. This pin must be connected to DGND via a 0.1 μ F capacitor.
38	P1.0/IRQ3/PWMSYNC/EXTCLK	General-Purpose Input/Output P1.0/External Interrupt Request 3/PWM External Synchronization Input/External Clock Input Pin.
39	P1.1/IRQ4/PWMTRIP/DTR	General-Purpose Input/Output P1.1/External Interrupt Request 4/PWM External Trip Input/ UART Data Terminal Ready Pin.
40	P1.2/PWM0/RI	General-Purpose Input/Output P1.2/PWM0 Output/UART Ring Indicator Pin.

Pin No.	Mnemonic	Description
41	P1.3/PWM1/DSR	General-Purpose Input/Output P1.3/PWM1 Output/UART Data Set Ready Pin.
42	P1.4/PWM2/MISO0/SDA	General-Purpose Input/Output P1.4/PWM2 Output/SPI0 Master Input, Slave Output Pin/I ² C Serial Data Pin.
43	P1.5/IRQ5/PWM3/SCLK0	General-Purpose Input/Output P1.5/External Interrupt Request 5/PWM3 Output/SPI0 Serial Clock Pin.
44	P1.6/IRQ6/PWM4/MOSI0	General-Purpose Input/Output P1.6/External Interrupt Request 6/PWM4 Output/SPI0 Master Output, Slave Input Pin.
45	P1.7/IRQ7/PWM5/ $\overline{CS0}$	General-Purpose Input/Output P1.7/External Interrupt Request 7/PWM5 Output/SPI0 Chip Select Pin (Active Low) (when using SPI0, configure this pin as $\overline{CS0}$).
46	P2.0/SCL/UARTCLK	General-Purpose Input/Output P2.0/I ² C Serial Clock Pin/Input Clock Pin for UART Block Only.
47	SWCLK	Serial Wire Debug Clock Input Pin.
48	SWDIO	Serial Wire Debug Data Input/Output Pin.
	EP	Exposed Pad. The LFCSP has an exposed pad that must be soldered to a metal plate on the PCB and to DGND for mechanical reasons.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Input Current vs. Common-Mode Voltage (V_{CM}), Gain = 4, ADC Input = 250 mV, AVDD = 3.6 V, $T_A = 25^\circ\text{C}$, $V_{CM} = ((AIN+) + (AIN-))/2$




Figure 10. Input Current vs. Common-Mode Voltage (V_{CM}), Gain = 128, ADC Input = 7.8125 mV, AVDD = 3.6 V, $T_A = 25^\circ\text{C}$, $V_{CM} = ((AIN+) + (AIN-))/2$




Figure 11. ADC Codes (Decimal Values) vs. Die Temperature




Figure 12. VBIASx Output Settling Time vs. Load Capacitance, $T_A = 25^\circ\text{C}$, IOVDD and AVDD = 3.3 V




Figure 13. Digital Input Pin Pull-Up Resistance Value vs. Voltage Applied to Digital Pin, $T_A = 25^\circ\text{C}$, IOVDD = 3.4 V




Figure 14. Digital Input Pin Pull-Up Resistance Value vs. Voltage Applied to Digital Pin, $T_A = 25^\circ\text{C}$, IOVDD = 1.8 V

TYPICAL SYSTEM CONFIGURATION

Figure 15 shows a typical ADuCM362/ADuCM363 configuration. This figure illustrates some of the hardware considerations. The bottom of the LFCSP package has an exposed pad that must be soldered to a metal plate on the PCB for mechanical reasons and to DGND. The metal plate of the PCB can be connected to

ground. Place the 0.47 μF capacitor on the AVDD_REG and DVDD_REG pins as close to the pins as possible. In noisy environments, an additional 1 nF capacitor can be added to IOVDD and AVDD.





Figure 15. Typical System Configuration

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.

Figure 16. 48-Lead Lead Frame Chip Scale Package [LFCSP]
7 mm × 7 mm Body and 0.75 mm Package Height
(CP-48-4)

Dimensions shown in millimeters

112408-B

ORDERING GUIDE

Model ¹	ADCs	Flash/SRAM	Temperature Range	Package Description	Package Option	Ordering Quantity
ADuCM362BCPZ256	Dual 24-Bit	256 kB/24 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	750
ADuCM362BCPZ256RL7	Dual 24-Bit	256 kB/24 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM362BCPZ128	Dual 24-Bit	128 kB/16 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM362BCPZ128RL7	Dual 24-Bit	128 kB/16 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM363BCPZ256	Single 24-Bit	256 kB/24 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM363BCPZ256RL7	Single 24-Bit	256 kB/24 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM363BCPZ128	Single 24-Bit	128 kB/16 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
ADuCM363BCPZ128RL7	Single 24-Bit	128 kB/16 kB	-40°C to +125°C	48-Lead LFCSP	CP-48-4	
EVAL-ADuCM362QSPZ				ADuCM362 QuickStart Plus Development System		
EVAL-ADuCM363QSPZ				ADuCM363 QuickStart Plus Development System		

¹ Z = RoHS Compliant Part.

²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).