

## 16-Mbit (1M Words × 16 Bit) Static RAM with Error-Correcting Code (ECC)

### Features

- Ultra-low standby power
  - Typical standby current: 5.5  $\mu$ A
  - Maximum standby current: 75  $\mu$ A
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Temperature Ranges:
  - Automotive-A: -40 °C to +85 °C
  - Automotive-E: -40 °C to +125 °C
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

### Functional Description

CY62167G is high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. This device is offered in dual chip-enable.

Devices with dual chip-enable are accessed by asserting both chip-enable inputs –  $\overline{CE}_1$  as LOW and  $CE_2$  as HIGH.

Data writes are performed by asserting the Write Enable input ( $\overline{WE}$ ) LOW, and providing the data and address on device data ( $I/O_0$  through  $I/O_{15}$ ) and address ( $A_0$  through  $A_{19}$ ) pins respectively. The Byte High/Low Enable ( $\overline{BHE}$ ,  $\overline{BLE}$ ) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified.  $\overline{BHE}$  controls  $I/O_8$  through  $I/O_{15}$ ;  $\overline{BLE}$  controls  $I/O_0$  through  $I/O_7$ .

Data reads are performed by asserting the Output Enable ( $\overline{OE}$ ) input and providing the required address on the address lines. Read data is accessible on I/O lines ( $I/O_0$  through  $I/O_{15}$ ). Byte accesses can be performed by asserting the required byte enable signal ( $\overline{BHE}$ ,  $\overline{BLE}$ ) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os ( $I/O_0$  through  $I/O_{15}$ ) are placed in a HI-Z state when the device is deselected ( $\overline{CE}_1$  HIGH /  $CE_2$  LOW for dual chip-enable device), or control signals are de-asserted ( $\overline{OE}$ ,  $\overline{BLE}$ , and  $\overline{BHE}$ ).


These devices also have a unique “Byte Power down” feature where if both the Byte Enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) are disabled, the devices seamlessly switches to standby mode irrespective of the state of the chip enable(s), thereby saving power.

The CY62167G device is available in a Pb-free 48-ball VFBGA and 48-pin TSOP I packages. The device in the 48-pin TSOP I package can also be configured to function as a 2 M words × 8 bit device. The logic block diagram is on page 2. Refer to [Pin Configurations on page 4](#) and the associated footnotes for details.

#### Note

1. This device does not support automatic write-back on error detection.

**Logic Block Diagram – CY62167G**



## Contents

<b>Pin Configurations</b> .....	<b>4</b>	<b>Ordering Information</b> .....	<b>14</b>
<b>Product Portfolio</b> .....	<b>4</b>	Ordering Code Definitions .....	14
<b>Maximum Ratings</b> .....	<b>5</b>	<b>Package Diagram</b> .....	<b>15</b>
<b>Operating Range</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>17</b>
<b>DC Electrical Characteristics</b> .....	<b>5</b>	<b>Document Conventions</b> .....	<b>17</b>
<b>Capacitance</b> .....	<b>6</b>	Units of Measure .....	17
<b>Thermal Resistance</b> .....	<b>6</b>	<b>Document History Page</b> .....	<b>18</b>
<b>AC Test Loads and Waveforms</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>19</b>
<b>Data Retention Characteristics</b> .....	<b>7</b>	Worldwide Sales and Design Support .....	19
<b>Data Retention Waveform</b> .....	<b>7</b>	Products .....	19
<b>Switching Characteristics</b> .....	<b>8</b>	PSoC® Solutions .....	19
<b>Switching Waveforms</b> .....	<b>9</b>	Cypress Developer Community .....	19
<b>Truth Table – CY62167G</b> .....	<b>13</b>	Technical Support .....	19

Pin Configurations

Figure 1. 48-ball VFBGA pinout [2]  
CY62167G





Figure 2. 48-pin TSOP I pinout (Dual Chip Enable without ERR) – CY62167G [2, 3]



Product Portfolio

Product	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Power Dissipation			
				Operating I <sub>CC</sub> , (mA), f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (μA)	
				Typ [4]	Max	Typ [4]	Max
CY62167G30	Automotive-E	2.2 V–3.6 V	55	29.0	40.0	5.5	75.0
	Automotive-A		45	29.0	36.0	5.5	16.0

Notes

- NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- The BYTE pin in the 48-pin TSOP I package must be tied to V<sub>CC</sub> to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 2 M × 8 configuration, pin 45 is A20, while  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
- Indicates the value for the center of Distribution at 3.0 V, 25 °C and not 100% tested.

**Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

- Storage temperature ..... -65 °C to + 150 °C
- Ambient temperature with power applied ..... -55 °C to + 125 °C
- Supply voltage to ground potential <sup>[5]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V
- DC voltage applied to outputs in HI-Z state <sup>[5]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V
- DC input voltage <sup>[5]</sup> ..... -0.5 V to V<sub>CC</sub> + 0.5 V

- Output current into outputs (LOW) ..... 20 mA
- Static discharge voltage (MIL-STD-883, Method 3015) ..... >2001 V
- Latch-up current ..... >140 mA

**Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Automotive-E	-40 °C to +125 °C	2.2 V to 3.6 V
Automotive-A	-40 °C to +85 °C	

**DC Electrical Characteristics**

Over the Operating Range

Parameter	Description		Test Conditions	55 ns (Automotive -E)			55 ns (Automotive-A)			Unit
				Min	Typ <sup>[6]</sup>	Max	Min	Typ <sup>[6]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	2.0	-	-	2.0	-	-	V
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.2	-	-	2.2	-	-	
V <sub>OL</sub>	Output LOW voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.4	-	-	0.4	V
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	-	-	0.4	
V <sub>IH</sub>	Input HIGH voltage <sup>[5]</sup>	2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	2.0	-	V <sub>CC</sub> + 0.3	V
		2.7 V to 3.6 V	-	2.0	-	V <sub>CC</sub> + 0.3	2.0	-	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW voltage <sup>[5]</sup>	2.2 V to 2.7 V	-	-0.3	-	0.6	-0.3	-	0.6	V
		2.7 V to 3.6 V	-	-0.3	-	0.8	-0.3	-	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-4.0	-	+4.0	-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ; Output disabled		-4.0	-	+4.0	-1.0	-	+1.0	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = f <sub>MAX</sub>	-	29.0	40.0	-	29.0	36.0	mA
			f = 1 MHz	-	7.0	18.0	-	7.0	9.0	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V	$\overline{CE}_1 \geq V_{CC} - 0.2 V$ or $CE_2 \leq 0.2 V$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2 V$ , $V_{IN} \geq V_{CC} - 0.2 V$ , $V_{IN} \leq 0.2 V$ , $f = f_{max}$ (address and data only), $f = 0$ (OE, and WE), $V_{CC} = V_{CC(max)}$		-	5.5	75.0	-	5.5	16.0	μA
I <sub>SB2</sub> <sup>[7]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V	$\overline{CE}_1 \geq V_{CC} - 0.2 V$ or $CE_2 \leq 0.2 V$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2 V$ , $V_{IN} \geq V_{CC} - 0.2 V$ or $V_{IN} \leq 0.2 V$ , $f = 0$ , $V_{CC} = V_{CC(max)}$		-	5.5	75.0	-	5.5	16.0	μA

**Notes**

5. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
6. Indicates the value for the center of Distribution at 3.0 V, 25 °C and not 100% tested.
7. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and BHE, BLE and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

### Capacitance




Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### Thermal Resistance

Parameter <sup>[8]</sup>	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, 4-layer printed circuit board	31.50	57.99	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)		15.75	13.42	°C/W

### AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V <sub>HIGH</sub>	3.0	V

**Note**

8. Tested initially and after any design or process changes that may affect these parameters.


### Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	55 ns (Automotive -E)			45 ns (Automotive -A)			Unit
			Min	Typ <sup>[9]</sup>	Max	Min	Typ <sup>[9]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1	–	–	1	–	–	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data-retention current	2.2 V < V <sub>CC</sub> ≤ 3.6 V $\overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}$ or $CE_2 \leq 0.2 \text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2 \text{ V}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V or V <sub>IN</sub> ≤ 0.2 V	–	5.5	75.0	–	5.5	16.0	μA
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data-retention time		0	–	–	0	–	–	–
t <sub>R</sub> <sup>[12]</sup>	Operation-recovery time		55	–	–	45	–	–	ns

### Data Retention Waveform

Figure 4. Data-Retention Waveform<sup>[13]</sup>



**Notes**

- 9. Indicates the value for the center of distribution at 3.0 V, 25°C and not 100% tested.
- 10. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.
- 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .

**Switching Characteristics**

Parameter <sup>[14]</sup>	Description	55 ns (Automotive-E)		45 ns (Automotive-A)		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
$t_{RC}$	Read cycle time	55	–	45	–	ns
$t_{AA}$	Address to data valid	–	55	–	45	ns
$t_{OHA}$	Data hold from address change	10	–	10	–	ns
$t_{ACE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid / $\overline{CE}$ LOW	–	55	–	45	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid / $\overline{OE}$ LOW	–	25	–	22	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[15]</sup>	5	–	5	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[15, 16]</sup>	–	20	–	18	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[15]</sup>	10	–	10	–	ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to High Z <sup>[15, 16]</sup>	–	20	–	18	ns
$t_{PU}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to power-up	0	–	0	–	ns
$t_{PD}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to power-down	–	55	–	45	ns
$t_{DBE}$	BLE / BHE LOW to data valid	–	55	–	45	ns
$t_{LZBE}$	BLE / $\overline{BHE}$ LOW to Low Z <sup>[15]</sup>	5	–	5	–	ns
$t_{HZBE}$	$\overline{BLE}$ / $\overline{BHE}$ HIGH to High Z <sup>[15, 16]</sup>	–	20	–	18	ns
<b>Write Cycle <sup>[17]</sup></b>						
$t_{WC}$	Write cycle time	55	–	45	–	ns
$t_{SCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	40	–	35	–	ns
$t_{AW}$	Address setup to write end	40	–	35	–	ns
$t_{HA}$	Address hold from write end	0	–	0	–	ns
$t_{SA}$	Address setup to write start	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	40	–	35	–	ns
$t_{BW}$	$\overline{BLE}$ / $\overline{BHE}$ LOW to write end	40	–	35	–	ns
$t_{SD}$	Data setup to write end	25	–	25	–	ns
$t_{HD}$	Data hold from write end	0	–	0	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[15, 16]</sup>	–	20	–	18	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[15]</sup>	10	–	10	–	ns

**Notes**

14. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \geq 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \geq 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

15. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.

16.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.

17. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write. Any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.



### Switching Waveforms

Figure 5. Read Cycle No. 1 of CY62167G (Address Transition Controlled) [18, 19]





Figure 6. Read Cycle No. 2 ( $\overline{OE}$  Controlled) [19, 20, 21]




**Notes**

- 18. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .
- 19.  $\overline{WE}$  is HIGH for read cycle.
- 20. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 21. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{WE}$  Controlled) [22, 23, 24]




Notes

- 22. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 23. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 24. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

Switching Waveforms (continued)

Figure 8. Write Cycle No. 2 ( $\overline{CE}$  Controlled) [25, 26, 27]




Notes

- 25. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 26. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 27. Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{\text{BHE}}/\overline{\text{BLE}}$  controlled,  $\overline{\text{OE}}$  LOW) [28, 29, 30]



Notes

28. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
29. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$  or both =  $V_{\text{IL}}$ , and  $\text{CE}_2 = V_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
30. Data I/O is in high impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$  or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{\text{IH}}$ .

**Truth Table – CY62167G**

$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X <sup>[31]</sup>	X	X	X	X	HI-Z	Deselect/Power-down	Standby ( $I_{SB}$ )
X <sup>[31]</sup>	L	X	X	X	X	HI-Z	Deselect/Power-down	Standby ( $I_{SB}$ )
X <sup>[31]</sup>	X <sup>[31]</sup>	X	X	H	H	HI-Z	Deselect/Power-down	Standby ( $I_{SB}$ )
L	H	H	L	L	L	Data Out ( $I/O_0$ – $I/O_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	L	H	L	Data Out ( $I/O_0$ – $I/O_7$ ); HI-Z ( $I/O_8$ – $I/O_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	L	L	H	HI-Z ( $I/O_0$ – $I/O_7$ ); Data Out ( $I/O_8$ – $I/O_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	H	X	X	HI-Z	Output disabled	Active ( $I_{CC}$ )
L	H	L	X	L	L	Data In ( $I/O_0$ – $I/O_{15}$ )	Write	Active ( $I_{CC}$ )
L	H	L	X	H	L	Data In ( $I/O_0$ – $I/O_7$ ); HI-Z ( $I/O_8$ – $I/O_{15}$ )	Write	Active ( $I_{CC}$ )
L	H	L	X	L	H	HI-Z ( $I/O_0$ – $I/O_7$ ); Data In ( $I/O_8$ – $I/O_{15}$ )	Write	Active ( $I_{CC}$ )

**Note**

31. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.






Package Diagram (continued)

Figure 11. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183

DIMENSIONS IN INCHES[MM] MIN. MAX.

JEDEC # MO-142



51-85183 \*D



## Acronyms

Acronym	Description
$\overline{\text{BHE}}$	byte high enable
$\overline{\text{BLE}}$	byte low enable
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
$\overline{\text{OE}}$	output enable
SRAM	static random access memory
VFBGA	very fine-pitch ball grid array
$\overline{\text{WE}}$	write enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
$^{\circ}\text{C}$	Degrees Celsius
MHz	megahertz
$\mu\text{A}$	microamperes
$\mu\text{s}$	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
$\Omega$	ohms
%	percent
pF	picofarads
V	volts
W	watts

**Document History Page**

Document Title: CY62167G Automotive, 16-Mbit (1M Words × 16 Bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84902				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	5083752	NILE	01/13/2016	Changed status from Preliminary to Final.
*D	5130998	NILE	02/12/2016	Updated <a href="#">Logic Block Diagram – CY62167G</a> . Updated <a href="#">Pin Configurations</a> : Added Note 3 and referred the same note in <a href="#">Figure 2</a> . Updated <a href="#">DC Electrical Characteristics</a> : Updated Note 7. Updated <a href="#">Data Retention Characteristics</a> : Updated Note 10.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>
<a href="#">Memory</a>	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

---

© Cypress Semiconductor Corporation, 2013-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.