



512Kx32 Static RAM CMOS, High Speed Module

FEATURES

- 512Kx32 bit CMOS Static
- Random Access Memory
 - Access Times: 15, 20, and 25ns
 - Individual Byte Selects
 - Fully Static, No Clocks
 - TTL Compatible I/O
- High Density Package
 - 72 Pin ZIP, No. 173
 - 72 lead SIMM, No. 174 (Gold Option)
 - Common Data Inputs and Outputs
- Single +5V ($\pm 10\%$) Supply Operation

Note: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

DESCRIPTION

The EDI8F32512C is a high speed 16 megabit Static RAM module organized as 512K words by 32 bits. This module is constructed from four 512Kx8 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.

Four chip enables ($E0-E3$) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

The EDI8F32512C is offered in 72 pin ZIP and 72 lead SIMM packages, which enable 16 megabits of memory to be placed in less than 1.3 square inches of board space.

All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

Pins PD1- PD4, are used to identify module memory density in applications where alternate modules can be interchanged.

FIG. 1

Pin Configurations and Block Diagram


NC	2	1	NC
PD3	4	3	PD2
PD0	6	5	V _{SS}
DQ0	8	7	PD1
DQ1	10	9	DQ8
DQ2	12	11	DQ9
DQ3	14	13	DQ10
V _{CC}	16	15	DQ11
A7	18	17	A0
A8	20	19	A1
A9	22	21	A2
DQ4	24	23	DQ12
DQ5	26	25	DQ13
DQ6	28	27	DQ14
DQ7	30	29	DQ15
W#	32	31	V _{SS}
A14	34	33	A15
E0#	36	35	E1#
E2#	38	37	E3#
A16	40	39	A17
V _{SS}	42	41	G#
DQ16	44	43	DQ24
DQ17	46	45	DQ25
DQ18	48	47	DQ26
DQ19	50	49	DQ27
A10	52	51	A3
A11	54	53	A4
A12	56	55	A5
A13	58	57	V _{CC}
DQ20	60	59	A6
DQ21	62	61	DQ28
DQ22	64	63	DQ29
DQ23	66	65	DQ30
V _{SS}	68	67	DQ31
NC	70	69	A18
NC	72	71	NC

PD0, PD1, PD3= OPEN
PD2= V_{SS}

8G32512C Pin Config.

Pin Names

A0-A18	Address Inputs
E0#-E3#	Chip Enables
W#	Write Enable
G#	Output Enable
DQ0-DQ31	Common Data Input/Output
V _{CC}	Power (+5V $\pm 10\%$)
V _{SS}	Ground
NC	No Connectiona



8G32512C Blk. Dia.

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

**ABSOLUTE MAXIMUM RATINGS***

Voltage on any pin relative to V _{SS}	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature, Plastic	-55°C to +125°C
Power Dissipation	5.0 Watts
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	--	6.0	V
Input Low Voltage	V _{IL}	-0.3	--	0.8	V

AC TEST CONDITIONS

Input Pulse Levels	V _{SS} to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 30pF

(Note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

DC ELECTRICAL CHARACTERISTICS

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	I _{CC1}	W#, E# = V _{IL} , I _{I/O} = 0mA, Min Cycle			800	mA
Standby (TTL) Power Supply Current	I _{CC2}	E ≥ V _{IH} , V _{IN} ≥ V _{IL} or V _{IN} ≥ V _{IH}			300	mA
Full Standby Power Supply Current CMOS	I _{CC3}	E ≥ V _{CC} -0.2V V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≥ 0.2V			80	mA
Input Leakage Current	I _{LI}	V _{IN} = 0V to V _{CC}	--	--	±20	μA
Output Leakage Current	I _{LO}	V I/O = 0V TO V _{CC}	--	--	±20	μA
Output High Voltage	V _{OH}	I _{OH} = -4.0mA	2.4	--	--	V
Output Low Voltage	V _{OL}	I _{OL} = 8.0mA	--	--	0.4	V

*Typical: TA = 25°C, V_{CC} = 5.0V

CAPACITANCE

(f=1.0MHz, V_{IN}=V_{CC} or V_{SS})

E#	W#	G#	Mode	Output	Power
H	X	X	Standby	HIGH Z	I _{CC2} /I _{CC3}
L	H	L	Read	D _{OUT}	I _{CC1}
L	L	X	Write	D _{IN}	I _{CC1}
L	H	H	Output Deselect	HIGH Z	I _{CC1}

Parameter	Sym	Max	Unit
Address Lines	CI	45	pF
Data Lines	CD/Q	20	pF
Chip Enable Line	CC	20	pF
Write Line	CN	45	pF

These parameters are sampled, not 100% tested.



AC CHARACTERISTICS READ CYCLE

Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{AVAV}	TRA	15		20		25		ns
Address Access Time	t_{AVQV}	TAA		15		20		25	ns
Chip Enable Access	t_{ELQV}	TACS		15		20		25	ns
Chip Enable to Output in Low Z (1)	t_{ELQX}	TCLZ	3		3		3		ns
Chip Disable to Output in High Z (1)	t_{EHQZ}	TCHZ		6		10		12	ns
Output Hold from Address Change	t_{AVQX}	TOH	3		3		3		ns
Output Enable to Output Valid	t_{GLQV}	TOE		6		8		10	ns
Output Enable to Output in Low Z (1)	t_{GLQX}	TOLZ	0		0		0		ns
Output Disable to Output in High (1)	t_{GHQZ}	TOHZ		620		8		10	ns

Notes: 1. Parameter guaranteed, but not tested.

FIG. 2
READ CYCLE 1 - W# HIGH, G#, E# LOW





FIG. 3
READ CYCLE 2 - W# HIGH






AC CHARACTERISTICS WRITE CYCLE

Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	TWC	15		20		25		ns
Chip Enable to End of Write	t_{ELWH}	TCW	8		15		20		ns
	t_{WLEH}	TCW	8		15		20		ns
Address Setup Time	t_{AVWL}	TAS	0		0		0		ns
	t_{AVEL}	TAS	0		0		0		ns
Address Valid to End of Write	t_{AVWH}	TAW	8		15		15		ns
	t_{AEH}	TAW	8		15		15		ns
Write Pulse Width	t_{WLWH}	TWP	10		15		15		ns
	t_{ELEH}	TWP	10		15		15		ns
Write Recovery Time	t_{WHAX}	TWR	0		0		0		ns
	t_{EHAX}	TWR	0		0		0		ns
Data Hold Time	t_{WDHX}	TDH	0		0		0		ns
	t_{EHDX}	TDH	0		0		0		ns
Write to Output in High Z (1)	t_{WLQZ}	TWHZ	0	6	0	8	0	12	ns
Data to Write Time	t_{DVWH}	TDW	7		9		10		ns
	t_{DVEH}	TDW	7		9		10		ns
Output Active from End of Write (1)	t_{WHQX}	TWLZ	3		3		3		ns

Notes: 1. Parameter guaranteed, but not tested.

FIG. 4

WRITE CYCLE 1 - W# CONTROLLED




White Electronic Designs Corp. reserves the right to change products or specifications without notice.



FIG. 5

WRITE CYCLE 2 - E# CONTROLLED





ORDERING INFORMATION

Part Number	Speed (ns)	Package No.
EDI8F32512C15MMC	15	174
EDI8F32512C20MMC	20	174
EDI8F32512C25MMC	25	174


Part Number	Speed (ns)	Package No.
EDI8F32512C15MZC	15	173
EDI8F32512C20MZC	20	173
EDI8F32512C25MZC	25	173

NOTES:


- Consult Factory for availability of RoHS compliant products. (indicated with "G" at the end of the part number)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option
- To order gold SIMM option, change from "EDI8F" to "EDI8G".

PACKAGE DESCRIPTION

PACKAGE NO. 173: 72 PIN ZIP




PACKAGE NO. 174: 72 LEAD SIMM





PART NUMBERING GUIDE





Document Title

512Kx32 Static Ram CMOS, High Speed Module

Revision History

Rev #	History	Release Date	Status
Rev 9	9.1 Added RoHS compliance option 9.2 Offer vendor source control 9.3 Provide industrial temperature option 9.4 Added part number guide 9.5 Added document title page	March 2006	Final