


# CPQ114-CQD-8M3 Three Quadrant TRIAC Die 8.0 Amp, 600 Volt

The CPQ114-CQD-8M3 is a silicon TRIAC designed for full wave AC control applications featuring gate triggering in three quadrants.



		Die Size	114 x 114 MILS
		Die Thickness	8.3 MILS
1		Gate Bonding Pad Size	21.7 x 21.7 MILS
		MT1 Bonding Pad Size	84.6 x 84.6 MILS
		Top Side Metalization	AI – 45,000Å
		Back Side Metalization	Al/Ti/Ni/Ag – 36,600Å
		Scribe Alley Width	3.0 MILS
		Wafer Diameter	4 INCHES
20	)	Gross Die Per Wafer	787

#### MECHANICAL SPECIFICATIONS:


MAXIMUM RATINGS: (TJ=25°C unless otherwise noted)

		SYMBOL		UNITS
Peak F	Repetitive Off-State Voltage	VDRM	600	V
RMS C	on-State Current (T <sub>J</sub> =100°C)	<sup>I</sup> T(RMS)	8.0	А
Peak C	One Cycle Surge Current, 50Hz	ITSM	70	А
l²t Valu	e for Fusing, t=10ms	l²t	32	A <sup>2</sup> s
Peak C	Gate Current, tp=20µs (T <sub>J</sub> =125°C)	IGM	4.0	А
Critical	Rate of Rise of On-State Current			
Repeti	tive, f=100Hz (T <sub>J</sub> =125°C)	di/dt	50	A/µs
Operat	ing Junction Temperature	Тј	-40 to +125	°C
Storag	e Temperature	T <sub>stg</sub>	-40 to +150	°C
-		6		
ELEC1	RICAL CHARACTERISTICS: (T	-	ed)	
SYMB	OL TEST CONDITIONS	-	ed) MAX	UNITS
SYMB		J=25°C unless otherwise not	,	<mark>UNITS</mark> μA
SYMB	OL TEST CONDITIONS	J=25°C unless otherwise not MIN	MAX	
SYMB I <sub>DRM</sub> ,	DL TEST CONDITIONS	J=25°C unless otherwise not MIN	<b>MAX</b> 5.0	μA
SYMB I <sub>DRM</sub> , I <sub>GT</sub>	OL TEST CONDITIONS I <sub>RRM</sub> V <sub>DRM</sub> , V <sub>RRM</sub> =600V V <sub>D</sub> =12V, R <sub>L</sub> =30Ω, QUAD	J=25°C unless otherwise not MIN	<b>MAX</b> 5.0 50	μA mA
SYMB( I <sub>DRM</sub> , I <sub>GT</sub> I <sub>H</sub>	OL TEST CONDITIONS I <sub>RRM</sub> $V_{DRM}$ , $V_{RRM}$ =600V $V_{D}$ =12V, $R_{L}$ =30Ω, QUAE $V_{D}$ =12V, $I_{T}$ =100mA	J=25°C unless otherwise not MIN	MAX 5.0 50 50	μA mA mA
SYMB I <sub>DRM</sub> , I <sub>GT</sub> I <sub>H</sub> V <sub>GT</sub>	DL TEST CONDITIONS $I_{RRM}$ $V_{DRM}$ , $V_{RRM}$ =600V $V_{D}$ =12V, $R_{L}$ =30 $\Omega$ , QUAE $V_{D}$ =12V, $I_{T}$ =100mA $V_{D}$ =12V, $R_{L}$ =30 $\Omega$ , QUAE	J=25°C unless otherwise not MIN	MAX 5.0 50 50 1.3	μA mA mA V

R0 (13-February 2017)

# **CPQ114-CQD-8M3** Typical Electrical Characteristics






R0 (13-February 2017)

## BARE DIE PACKING OPTIONS






## BARE DIE IN TRAY (WAFFLE) PACK

- CT: Singulated die in tray (waffle) pack. (example: CP211-PART NUMBER-CT)
- CM: Singulated die in tray (waffle) pack 100% visually inspected as per MIL-STD-750, (method 2072 transistors, method 2073 diodes). (example: CP211-<u>PART NUMBER</u>-CM)

## **UNSAWN WAFER**

WN: Full wafer, unsawn, 100% tested with reject die inked. (example: CP211-PART NUMBER-WN)



## SAWN WAFER ON PLASTIC RING

WR: Full wafer, sawn and mounted on plastic ring, 100% tested with reject die inked. (example: CP211-PART NUMBER-WR)

Please note: Sawn Wafer on Metal Frame (WS) is possible as a special order. Please contact your Central Sales Representative at 631-435-1110.



Visit the Central website for a complete listing of specifications: www.centralsemi.com/bdspecs

## OUTSTANDING SUPPORT AND SUPERIOR SERVICES

#### PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- Inventory bonding
- Consolidated shipping options

#### DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free guick ship samples (2<sup>nd</sup> day air)
- Online technical data and parametric search
- SPICE models
- Custom electrical curves
- · Environmental regulation compliance
- Customer specific screening
- · Up-screening capabilities

· Custom product packing

Custom bar coding for shipments

- Special wafer diffusions
- PbSn plating options
- Package details
- Application notes
- · Application and design sample kits
- · Custom product and package development

### REQUESTING PRODUCT PLATING

- If requesting Tin/Lead plated devices, add the suffix "TIN/LEAD" to the part number when 1. ordering (example: 2N2222A TIN/LEAD).
- 2. If requesting Lead (Pb) Free plated devices, add the suffix " PBFREE" to the part number when ordering (example: 2N2222A PBFREE).

## CONTACT US

### **Corporate Headquarters & Customer Support Team**

Central Semiconductor Corp. 145 Adams Avenue Hauppauge, NY 11788 USA Main Tel: (631) 435-1110 Main Fax: (631) 435-1824 Support Team Fax: (631) 435-3388 www.centralsemi.com

Worldwide Field Representatives: www.centralsemi.com/wwreps

Worldwide Distributors: www.centralsemi.com/wwdistributors

For the latest version of Central Semiconductor's LIMITATIONS AND DAMAGES DISCLAIMER. which is part of Central's Standard Terms and Conditions of sale, visit: www.centralsemi.com/terms

