



## 4M x 8 SRAM MODULE

### SYS84000RKX - 85/10/12

Issue 1.7 : April 2001

#### Description

The SYS84000RKX is a plastic 32Mbit Static RAM Module housed in a standard 38 pin Single In-Line package organised as 4M x 8 with access times of, 85,100, or 120 ns.

The module is constructed using eight 512Kx8 SRAMs in TSOPII packages mounted onto both sides of an FR4 epoxy substrate. This offers an extremely high PCB packing density.


The device is offered in standard and low power versions, with the -L module having a low voltage data retention mode for battery backed applications. Buffering is provided on the module to reduce the output capacitance to 8pF(Typ).

**Note:**  $\overline{CS}$  and  $\overline{OE}$  on the module, should be used with care to avoid on and off board bus contention.


#### Features

- Access Times of 85/100/120 ns.
- Low Power Disipation:
  - Operating 770 mW (Max.)
  - Standby-L Version (CMOS) 4.84mW (Max.)
- 5 Volt Supply  $\pm 10\%$ .
- Completely Static Operation.
- Equal Access and Cycle Times.
- Low Voltage  $V_{CC}$  Data Retention.
- On-board Decoding & Capacitors.
- 38 Pin Single-In-Line package (SIP).
- Upgrade path to SYS88000RKX (64Mbits).

#### Block Diagram



#### Pin Definition



#### Pin Functions

Address Inputs	<b>A0 - A21</b>
Data Input/Output	<b>D0 - D7</b>
Chip Select	<b><math>\overline{CS}</math></b>
Write Enable	<b><math>\overline{WE}</math></b>
Output Enable	<b><math>\overline{OE}</math></b>
No Connect	<b>NC</b>
Power (+5V)	<b><math>V_{CC}</math></b>
Ground	<b>GND</b>

#### Package Details

Plastic 38 pin Single-In-Line (SIP)

**DC OPERATING CONDITIONS****Absolute Maximum Ratings** <sup>(1)</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Voltage on any pin relative to $V_{SS}$	$V_T^{(2)}$	-0.3	-	7.0	V
Power Dissipation	$P_T$	-	-	2.0	W
Storage Temperature	$T_{STG}$	-55	-	125	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Input High Voltage	$V_{IH}$	2.2	-	$V_{CC}+0.3$	V
Input Low Voltage	$V_{IL}$	-0.3	-	0.8	V
Operating Temperature (Commercial)	$T_A$	0	-	70	°C
(Industrial)	$T_{AI}$	-40	-	85	°C

**DC Electrical Characteristics** $(V_{CC}=5V\pm 10\%)$  $T_A$  0 to 70 °C

Parameter	Symbol	Test Condition	Min	Typ	max	Unit
I/P Leakage Current Address, $\overline{OE}$ , $\overline{WE}$	$I_{LI}$	$0V \leq V_{IN} \leq V_{CC}$	-8	-	8	$\mu A$
Output Leakage Current	$I_{LO}$	$\overline{CS} = V_{IH}$ , $V_{I/O} = GND$ to $V_{CC}$	-8	-	8	$\mu A$
Operating Supply Current	$I_{CC1}$	Min. Cycle, $\overline{CS} = V_{IL}$ , $V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	140	mA
Standby Supply Current TTL levels	$I_{SB1}$	$\overline{CS} = V_{IH}$	-	-	24	mA
CMOS levels	$I_{SB2}$	$\overline{CS} \geq V_{CC}-0.2V$ , $0.2 \leq V_{IN} \leq V_{CC}-0.2V$	-	-	16	mA
-L Version (CMOS)	$I_{SB3}$	$\overline{CS} \geq V_{CC}-0.2V$ , $0.2 \leq V_{IN} \leq V_{CC}-0.2V$	-	-	880	$\mu A$
Output Voltage	$V_{OL}$	$I_{OL} = 64.0mA$	-	-	0.4	V
	$V_{OH}$	$I_{OH} = -15.0mA$	2.4	-	-	V

Typical values are at  $V_{CC}=5.0V$ ,  $T_A=25^\circ C$  and specified loading.

Add 420mA to -L & -P CMOS standby currents to obtain industrial temp range parameters.


**Capacitance** ( $V_{CC}=5V\pm 10\%$ ,  $T_A=25^\circ C$ )

Note: Capacitance calculated, not measured.

Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (Address, $\overline{OE}$ , $\overline{WE}$ )	$C_{IN1}$	$V_{IN} = 0V$	64	pF
I/P Capacitance (other)	$C_{IN2}$	$V_{IN} = 0V$	12	pF
I/O Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	12	pF

**AC Test Conditions****Output Load**

- \* Input pulse levels: 0V to 3.0V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: see diagram
- \*  $V_{CC} = 5V \pm 10\%$

**Operation Truth Table**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	DATA PINS	SUPPLY CURRENT	MODE
H	X	X	High Impedance	$I_{SB1}, I_{SB2}, I_{SB3}, I_{SB4}$	Standby
L	L	L	Invalid State	~	Invalid
L	L	H	Data Out	$I_{CC1}$	Read
L	H	L	Data In	$I_{CC1}$	Write
L	H	H	High-Impedance	$I_{CC1}$	High-Z

Notes : H =  $V_{IH}$  : L =  $V_{IL}$  : X =  $V_{IH}$  or  $V_{IL}$   
 **$\overline{OE}$  must not be tied low permanently.**

**Low  $V_{CC}$  Data Retention Characteristics - L Version Only**

Parameter	Symbol	Test Condition	min	typ <sup>(1)</sup>	max	Unit
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	-	V
Data Retention Current		$V_{CC} = 3.0V, \overline{CS} \geq V_{CC} - 0.2V$				
	$I_{CCDR1}^{(2)}$	$T_{OP} = 0^{\circ}C \text{ to } 70^{\circ}C$	-	-	1	mA
	$I_{CCDR3}$	$T_{OP} = T_{AI}$	-	-	TBA	uA
Chip Deselect to Data Retention Time	$t_{CDR}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	$t_R$	See Retention Waveform	5	-	-	ms

- Notes (1) Typical figures are measured at 25°C.  
 (2) This parameter is guaranteed not tested.

**AC OPERATING CONDITIONS****Read Cycle**

<i>Parameter</i>	<i>Symbol</i>	<i>-85</i>		<i>-10</i>		<i>-12</i>		<i>Unit</i>
		<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	
Read Cycle Time	$t_{RC}$	85	-	100	-	120	-	ns
Address Access Time	$t_{AA}$	-	85	-	100	-	120	ns
Chip Select Access Time	$t_{ACS}$	-	85	-	100	-	120	ns
Output Enable to Output Valid	$t_{OE}$	-	50	-	55	-	60	ns
Output Hold from Address Change	$t_{OH}$	11.5	-	11.5	-	11.5	-	ns
Chip Selection to Output in Low Z	$t_{CLZ}$	1.5	-	1.5	-	1.5	-	ns
Output Enable to Output in Low Z	$t_{OLZ}$	1.5	-	1.5	-	1.5	-	ns
Chip Deselection to O/P in High Z	$t_{CHZ}$	0	5	0	5	0	5	ns
Output Disable to Output in High Z	$t_{OHZ}$	0	5	0	5	0	5	ns

**Write Cycle**


<i>Parameter</i>	<i>Symbol</i>	<i>-85</i>		<i>-10</i>		<i>-12</i>		<i>Unit</i>
		<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	
Write Cycle Time	$t_{WC}$	85	-	100	-	120	-	ns
Chip Selection to End of Write	$t_{CW}$	75	-	80	-	100	-	ns
Address Valid to End of Write	$t_{AW}$	75	-	80	-	100	-	ns
Address Setup Time	$t_{AS}$	0	-	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	60	-	70	-	70	-	ns
Write Recovery Time	$t_{WR}$	5	-	5	-	5	-	ns
Write to Output in High Z	*** $t_{WHZ}$	0	35	0	40	0	40	ns
Data to Write Time Overlap	$t_{DW}$	40	-	45	-	45	-	ns
Data Hold from Write Time	$t_{DH}$	0	-	0	-	0	-	ns
Output active from end of write	*** $t_{OW}$	5	-	5	-	5	-	ns

\*\*\* These signals are the internal Ram signals on the module and are included to assist control signal timing.






**Package Information**      Dimensions in mm



**Ordering Information**

**SYS84000RKXLI - 85**



**Note :**

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.