

**Features**

- 2200 MHz operation
- 10/11 prescaler
- Internal phase detector with charge pump
- Serial, parallel or hardwired programmable
- Low power – 25 mA at 3 V
- Targeted at Q3236 PLL replacement
- 100 Krad total dose
- 44-lead CQFJ

**Product Description**


Peregrine's PE9601 is a high performance integer-N PLL capable of frequency synthesis up to 2200 MHz. The device is designed for superior phase noise performance while providing an order of magnitude reduction in current consumption, when compared with existing commercial space PLLs.

The PE9601 features a 10/11 dual modulus prescaler, counters and a phase comparator as shown in Figure 1. Counter values are programmable through either a serial or parallel interface and can also be directly hard wired.


The PE9601 is optimized for commercial space applications. Single Event Latch up (SEL) is physically impossible and Single Event Upset (SEU) is better than  $10^{-9}$  errors per bit/day. Fabricated in Peregrine's UltraCMOS™ process technology, the PE9601 offers excellent RF performance and intrinsic radiation tolerance.


**Figure 2. Package Type**

44-lead CQFJ



**Figure 1. Block Diagram**



**Figure 3. Pin Configuration**

**Table 1. Pin Descriptions**

Pin No.	Pin Name	Interface Mode	Type	Description
1	V <sub>DD</sub>	ALL	(Note 1)	Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing recommended.
2	R <sub>0</sub>	Direct	Input	R Counter bit0 (LSB).
3	R <sub>1</sub>	Direct	Input	R Counter bit1.
4	R <sub>2</sub>	Direct	Input	R Counter bit2.
5	R <sub>3</sub>	Direct	Input	R Counter bit3.
6	GND	ALL	(Note 1)	Ground.
7	D <sub>0</sub>	Parallel	Input	Parallel data bus bit0 (LSB).
	M <sub>0</sub>	Direct	Input	M Counter bit0 (LSB).
8	D <sub>1</sub>	Parallel	Input	Parallel data bus bit1.
	M <sub>1</sub>	Direct	Input	M Counter bit1.
9	D <sub>2</sub>	Parallel	Input	Parallel data bus bit2.
	M <sub>2</sub>	Direct	Input	M Counter bit2.
10	D <sub>3</sub>	Parallel	Input	Parallel data bus bit3.
	M <sub>3</sub>	Direct	Input	M Counter bit3.
11	V <sub>DD</sub>	ALL	(Note 1)	Same as pin 1.
12	V <sub>DD</sub>	ALL	(Note 1)	Same as pin 1.

**Table 1. Pin Descriptions (continued)**

Pin No.	Pin Name	Interface Mode	Type	Description
13	S_WR	Serial	Input	Serial load enable input. While S_WR is “low”, Sdata can be serially clocked. Primary register data are transferred to the secondary register on S_WR or Hop_WR rising edge.
	D <sub>4</sub>	Parallel	Input	Parallel data bus bit4
	M <sub>4</sub>	Direct	Input	M Counter bit4
14	Sdata	Serial	Input	Binary serial data input. Input data entered MSB first.
	D <sub>5</sub>	Parallel	Input	Parallel data bus bit5.
	M <sub>5</sub>	Direct	Input	M Counter bit5.
15	Sclk	Serial	Input	Serial clock input. Sdata is clocked serially into the 20-bit primary register (E_WR “low”) or the 8-bit enhancement register (E_WR “high”) on the rising edge of Sclk.
	D <sub>6</sub>	Parallel	Input	Parallel data bus bit6.
	M <sub>6</sub>	Direct	Input	M Counter bit6.
16	FSELS	Serial	Input	Selects contents of primary register (FSELS=1) or secondary register (FSELS=0) for programming of internal counters while in Serial Interface Mode.
	D <sub>7</sub>	Parallel	Input	Parallel data bus bit7 (MSB).
	Pre_en	Direct	Input	Prescaler enable, active “low”. When “high”, F <sub>in</sub> bypasses the prescaler.
17	GND	ALL		Ground.
18	FSELP	Parallel	Input	Selects contents of primary register (FSELP=1) or secondary register (FSELP=0) for programming of internal counters while in Parallel Interface Mode.
	A <sub>0</sub>	Direct	Input	A Counter bit0 (LSB).
19	E_WR	Serial	Input	Enhancement register write enable. While E_WR is “high”, Sdata can be serially clocked into the enhancement register on the rising edge of Sclk.
		Parallel	Input	Enhancement register write. D[7:0] are latched into the enhancement register on the rising edge of E_WR.
	A <sub>1</sub>	Direct	Input	A Counter bit1.
20	M2_WR	Parallel	Input	M2 write. D[3:0] are latched into the primary register (R[5:4], M[8:7]) on the rising edge of M2_WR.
	A <sub>2</sub>	Direct	Input	A Counter bit2.
21	Smode	Serial, Parallel	Input	Selects serial bus interface mode (Bmode=0, Smode=1) or Parallel Interface Mode (Bmode=0, Smode=0).
	A <sub>3</sub>	Direct	Input	A Counter bit3 (MSB).
22	Bmode	ALL	Input	Selects direct interface mode (Bmode=1).
23	V <sub>DD</sub>	ALL	(Note 1)	Same as pin 1.
24	M1_WR	Parallel	Input	M1 write. D[7:0] are latched into the primary register (Pre_en, M[6:0]) on the rising edge of M1_WR.
25	A_WR	Parallel	Input	A write. D[7:0] are latched into the primary register (R[3:0], A[3:0]) on the rising edge of A_WR.
26	Hop_WR	Serial, Parallel	Input	Hop write. The contents of the primary register are latched into the secondary register on the rising edge of Hop_WR.
27	F <sub>in</sub>	ALL	Input	Prescaler input from the VCO. Input voltage = 223 mV RMS for guaranteed operation.
28	F <sub>in</sub>	ALL	Input	Prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
29	GND	ALL		Ground.


**Table 1. Pin Descriptions (continued)**

Pin No.	Pin Name	Interface Mode	Type	Description
30	$f_p$	ALL	Output	Monitor pin for main divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding $V_{DD}$ pin 31.
31	$V_{DD-f_p}$	ALL	(Note 2)	$V_{DD}$ for $f_p$ .
32	Dout	Serial, Parallel	Output	Data Out. The MSEL signal and the raw prescaler output are available on Dout through enhancement register programming.
33	$V_{DD}$	ALL	(Note 1)	Same as pin 1.
34	Cext	ALL	Output	Logical "OR" of PD_U and PD_D terminated through an on chip, 2 kW series resistor. Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.
35	$V_{DD}$	ALL	(Note 1)	Same as pin 1.
36	CP	ALL	Output	Charge pump current is sourced for "up" when $f_c$ leads $f_p$ and sinked for "down" when $f_c$ lags $f_p$ .
37	NC	ALL		No connection.
38	$V_{DD-f_c}$	ALL	(Note 2)	$V_{DD}$ for $f_c$ .
39	$f_c$	ALL	Output	Monitor pin for reference divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding $V_{DD}$ pin 38.
40	GND	ALL		Ground.
41	GND	ALL		Ground.
42	$f_r$	ALL	Input	Reference frequency input. See Figure 4.
43	LD	ALL	Output, OD	Lock detect and open drain logical inversion of Cext. When the loop is in lock, LD is high impedance, otherwise LD is a logic low ("0").
44	$\overline{Enh}$	Serial, Parallel	Input	Enhancement mode. When asserted low ("0"), enhancement register bits are functional.

**Note 1:**  $V_{DD}$  pins 1, 11, 12, 23, 33, and 35 are connected by diodes and must be supplied with the same positive voltage level.

**Note 2:**  $V_{DD}$  pins 31 and 38 are used to enable test modes and should be left floating.

**Note 3:** All digital input pins have 70k ohm pull-down resistors to ground.

**Figure 4. Looking into the device PIN 42 -  $f_r$** 


**Table 2. Absolute Maximum Ratings**

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Supply voltage	-0.3	4.0	V
$V_i$	Voltage on any input	-0.3	$V_{DD} + 0.3$	V
$I_i$	DC into any input	-10	+10	mA
$I_o$	DC into any output	-10	+10	mA
$T_{stg}$	Storage temperature range	-65	150	°C

Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Functional operation should be restricted to the limits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**Table 3. Operating Ratings**

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Supply voltage	2.85	3.15	V
$T_A$	Operating ambient temperature range	-40	85	°C

**Table 4. ESD Ratings**

Symbol	Parameter/Conditions	Level	Units
$V_{ESD}$	ESD voltage (Human Body Model) – Note 1	1000	V

**Note 1:** Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

### Electrostatic Discharge (ESD) Precautions

When handling this UTSi device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4.

### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

**Table 5. DC Characteristics**
 $V_{DD} = 3.0\text{ V}$ ,  $-40^\circ\text{ C} < T_A < 85^\circ\text{ C}$ , unless otherwise specified

Symbol	Parameter	Test Program Name	Conditions	Min	Typ	Max	Units
$I_{DD}$	Operational supply current; Prescaler enabled 2 GHz center frequency with 10 MHz reference input.	IDD_T_oper_at_2 GHz	$V_{DD} = 2.85\text{ to }3.15\text{ V}$		24		mA
Digital Inputs: All except $f_r$ , $R_0$ , $F_{in}$ , $F_{in}$							
$V_{IH}$	High level input voltage	LEVELS_ "xxx" _VIH(V) where "xxx" is name of pin being tested	$V_{DD} = 2.85\text{ to }3.15\text{ V}$	$0.7 \times V_{DD}$			V
$V_{IL}$	Low level input voltage	LEVELS_ "xxx" _VIL(V) where "xxx" is name of pin being tested	$V_{DD} = 2.85\text{ to }3.15\text{ V}$			$0.3 \times V_{DD}$	V
$I_{IH}$	High level input current (Pull-down resistor on input)	I IH_ "xxx"_(A) where "xxx" is name of pin being tested	$V_{IH} = V_{DD} = 3.15\text{ V}$			+100	$\mu\text{A}$
$I_{IL}$	Low level input current	I IL_ "xxx"_(A) where "xxx" is name of pin being tested	$V_{IL} = 0, V_{DD} = 3.15\text{ V}$	-1			$\mu\text{A}$
Reference Divider input: $f_r$							
$I_{IHR}$	High level input current	I IH_FR_(A)	$V_{IH} = V_{DD} = 3.15\text{ V}$			+50	$\mu\text{A}$
$I_{ILR}$	Low level input current	I IL_FR_(A)	$V_{IL} = 0, V_{DD} = 3.15\text{ V}$	-50			$\mu\text{A}$
R0 Input (Pull-up Resistor): $R_0$							
$I_{IHR}$	High level input current (Pull-down resistor on input)	I IH_R0_(A)	$V_{IH} = V_{DD} = 3.15\text{ V}$			+100	$\mu\text{A}$
$I_{ILR}$	Low level input current	I IL_R0_(A)	$V_{IL} = 0, V_{DD} = 3.15\text{ V}$	-3			$\mu\text{A}$
Counter and phase detector outputs: $f_c$ , $f_p$							
$V_{OLD}$	Output voltage LOW	LEVELS_ "xxx" _VOL(V) where "xxx" is name of pin being tested	$I_{out} = 6\text{ mA}$			0.4	V
$V_{OHD}$	Output voltage HIGH	LEVELS_ "xxx" _VOH(V) where "xxx" is name of pin being tested	$I_{out} = -3\text{ mA}$	$V_{DD} - 0.4$			V
Lock detect outputs: $C_{ext}$ , LD							
$V_{OLC}$	Output voltage LOW, $C_{ext}$	LEVELS_CEXT_VOL(V)	$I_{out} = 0.1\text{ mA}$			0.4	V
$V_{OHC}$	Output voltage HIGH, $C_{ext}$	LEVELS_CEXT_VOH(V)	$I_{out} = -0.1\text{ mA}$	$V_{DD} - 0.4$			V
$V_{OLLD}$	Output voltage LOW, LD	LEVELS_LD_VOL(V)	$I_{out} = 6\text{ mA}$			0.4	V
Charge Pump output: CP							
$I_{CP} - \text{Source}$	Drive current	CP_src_at_0.5 VDD (A)	$V_{CP} = V_{DD} / 2$	-2.6	-2	-1.4	mA
$I_{CP} - \text{Sink}$	Drive current	CP_snk_at_0.5 VDD (A)	$V_{CP} = V_{DD} / 2$	1.4	2	2.6	mA
$I_{CPL}$	Leakage current	CP_lkg_PD_DX (A)	$1.0\text{ V} < V_{CP} < V_{DD} - 1.0\text{ V}$	-1		1	$\mu\text{A}$
$I_{CP} - \text{Source}$ vs. $I_{CP} \text{ Sink}$	Sink vs. source mismatch	CP_srcvsnk_at_0.5 VDD	$V_{CP} = V_{DD} / 2,$ $T_A = 25^\circ\text{ C}$			25	%
$I_{CP} \text{ vs. } V_{CP}$	Output current magnitude variation vs. voltage	CP_snk_var, CP_src_var	$1.0\text{ V} < V_{CP} < V_{DD} - 1.0\text{ V}$ $T_A = 25^\circ\text{ C}$			25	%

**Table 6. AC Characteristics**

$V_{DD} = 3.0\text{ V}$ ,  $-40^\circ\text{ C} < T_A < 85^\circ\text{ C}$ , unless otherwise specified

Symbol	Parameter	Test Program Name	Conditions	Min	Max	Units
Control Interface and Latches (see Figure 5 and Figure 6)						
$f_{\text{Clk}}$	Serial data clock frequency	(Note 1)			10	MHz
$t_{\text{ClkH}}$	Serial clock HIGH time	$t_{\text{clk\_H}}$ (s)		30		ns
$t_{\text{ClkL}}$	Serial clock LOW time	$t_{\text{clk\_L}}$ (s)		30		ns
$t_{\text{DSU}}$	Sdata set-up time after Sclk rising edge, D[7:0] set-up time to M1_WR, M2_WR, A_WR, E_WR rising edge	$t_{\text{dsu\_}}\text{"xxx"}$ (s) where "xxx" is name of pin being tested		10		ns
$t_{\text{DHLD}}$	Sdata hold time after Sclk rising edge, D[7:0] hold time to M1_WR, M2_WR, A_WR rising edge	$t_{\text{dhld\_}}\text{"xxx"}$ (s) where "xxx" is name of pin being tested		10		ns
$t_{\text{PW}}$	S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width	$t_{\text{pw\_}}\text{"xxx"}$ (s) where "xxx" is name of pin being tested		30		ns
$t_{\text{CWR}}$	Sclk rising edge to S_WR rising edge. S_WR, M1_WR, M2_WR, A_WR falling edge to Hop_WR rising edge	$t_{\text{cwr\_}}\text{"xxx"}$ (s) where "xxx" is name of pin being tested		30		ns
$t_{\text{CE}}$	Sclk falling edge to E_WR transition	$t_{\text{ce}}$ (s)		30		ns
$t_{\text{WRC}}$	S_WR falling edge to Sclk rising edge. Hop_WR falling edge to S_WR, M1_WR, M2_WR, A_WR rising edge	$t_{\text{wrc\_}}\text{"xxx"}$ (s) where "xxx" is name of pin being tested		30		ns
$t_{\text{EC}}$	E_WR transition to Sclk rising edge	$t_{\text{ec}}$ (s)		30		ns
Main Divider (Including Prescaler)						
$F_{\text{in}}$	Operating frequency	RF_sens		200	2200	MHz
$P_{\text{Fin}}$	Input level range	RF_sens	External AC coupling	0	5	dBm
Main Divider (Prescaler Bypassed)						
$F_{\text{in}}$	Operating frequency			20	220	MHz
$P_{\text{Fin}}$	Input level range		External AC coupling	-5	5	dBm
Reference Divider						
$f_{\text{r}}$	Operating frequency	Fc_sens	(Note 3)		100	MHz
$P_{\text{fr}}$	Reference input power (Note 2)	Fc_sens	Single ended input	-2		dBm
Phase Detector						
$f_{\text{c}}$	Comparison frequency		(Note 3)		20	MHz

**Note 1:** Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk specification.

**Note 2:** CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of  $0.5V_{p-p}$ .


**Note 3:** Parameter is guaranteed through characterization only and is not tested.

### Functional Description

The PE9601 consists of a prescaler, counters, a phase detector, a charge pump and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters "R" and "M" divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter ("A") is used in the modulus select logic. The phase-frequency

detector generates up and down frequency control signals, which are implemented as a pulse width modulated current by the charge pump. The control logic includes a selectable chip interface. Data can be written via serial bus, parallel bus, or hardwired direct to the pins. There are also various operational and test modes and lock detect.

Figure 5. Functional Block Diagram





## Main Counter Chain

The main counter chain divides the RF input frequency,  $F_{in}$ , by an integer derived from the user defined values in the “M” and “A” counters. It is composed of the 10/11 dual modulus prescaler, modulus select logic, and 9 bit M counter. Setting Pre\_en “low” enables the 10/11 prescaler. Setting Pre\_en “high” allows  $F_{in}$  to bypass the prescaler and powers down the prescaler.

The output from the main counter chain,  $f_p$ , is related to the VCO frequency,  $F_{in}$ , by the following equation:

$$f_p = F_{in} / [10 \times (M + 1) + A] \quad (1)$$

where  $A \leq M + 1$ ,  $M \neq 0$

When the loop is locked,  $F_{in}$  is related to the reference frequency,  $f_r$ , by the following equation:

$$F_{in} = [10 \times (M + 1) + A] \times (f_r / (R+1)) \quad (2)$$

where  $A \leq M + 1$ ,  $M \neq 0$

A consequence of the upper limit on A is that  $F_{in}$  must be greater than or equal to  $90 \times (f_r / (R+1))$  to obtain contiguous channels. Programming the M Counter with the minimum value of “1” will result in a minimum M Counter divide ratio of “2”.

In Direct Interface Mode, main counter inputs  $M_7$  and  $M_8$  are internally forced low.

## Reference Counter

The reference counter chain divides the reference frequency,  $f_r$ , down to the phase detector comparison frequency,  $f_c$ .

The output frequency of the 6 bit R Counter is related to the reference frequency by the following equation:

$$f_c = f_r / (R + 1) \quad (3)$$

where  $R \geq 0$

Note that programming R equal to “0” will pass the reference frequency,  $f_r$ , directly to the phase detector.

In Direct Interface Mode, R Counter inputs  $R_4$  and  $R_5$  are internally forced low (“0”).

## Register Programming

### Parallel Interface Mode

Parallel Interface Mode is selected by setting the Bmode input “low” and the Smode input “low”.

Parallel input data, D[7:0], are latched in a parallel fashion into one of three, 8-bit primary register sections on the rising edge of M1\_WR, M2\_WR, or A\_WR per the mapping shown in Table 7 on page 10. The contents of the primary register are transferred into a secondary register on the rising edge of Hop\_WR according to the timing diagram shown in Figure 6. Data are transferred to the counters as shown in Table 7 on page 10.

The secondary register acts as a buffer to allow rapid changes to the VCO frequency. This double buffering for “ping-pong” counter control is programmed via the FSELP input. When FSELP is “high”, the primary register contents set the counter inputs. When FSELP is “low”, the secondary register contents are utilized.

The FSELP input is synchronized with the loading of the counters in order to minimize glitches in the “ping-pong” case. Due to this attribute, applications using a single register should use the secondary register (i.e. tie FSELP “low”) to avoid problems with the prescaler powering up in the disabled state.

Parallel input data, D[7:0], are latched into the enhancement register on the rising edge of E\_WR according to the timing diagram shown in Figure 6. This data provides control bits as shown in Table 8 on page 10 with bit functionality enabled by asserting the Enh input “low”.

### Direct Interface Mode

Direct Interface Mode is selected by setting the Bmode input “high”.

Counter control bits are set directly at the pins as shown in Table 7. In Direct Interface Mode, main counter inputs  $M_7$  and  $M_8$ , and R Counter inputs  $R_4$  and  $R_5$  are internally forced low (“0”).

### Serial Interface Mode

Serial Interface Mode is selected by setting the Bmode input “low” and the Smode input “high”.

While the E\_WR input is “low” and the S\_WR input is “low”, serial input data (Sdata input),  $B_0$  to  $B_{19}$ , are clocked serially into the primary register on the rising edge of Sclk, MSB ( $B_0$ ) first. The contents from the primary register are transferred into the secondary register on the rising edge of either S\_WR or Hop\_WR according to the timing diagram shown in Figure 6 and Figure 7. Data are transferred to the counters as shown in Table 7 on page 10.

The double buffering provided by the primary and secondary registers allows for “ping-pong” counter control using the FSELS input. When FSELS is “high”, the primary register contents set the counter inputs. When FSELS is “low”, the secondary register contents are utilized.

While the E\_WR input is “high” and the S\_WR input is “low”, serial input data (Sdata input), B<sub>0</sub> to B<sub>7</sub>, are clocked serially into the enhancement register on the rising edge of Sclk, MSB (B<sub>0</sub>) first.

The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of the serially entered data performed on the falling edge of E\_WR according to the timing diagram shown in Figure 7. After the falling edge of E\_WR, the data provide control bits as shown in Table 8 with bit functionality enabled by asserting the Enh input “low”.

**Table 7. Primary Register Programming**

Interface Mode	Enh	Bmode	Smode	R <sub>5</sub>	R <sub>4</sub>	M <sub>8</sub>	M <sub>7</sub>	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
Parallel	1	0	0	M2_WR rising edge load				M1_WR rising edge load								A_WR rising edge load							
				D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Serial*	1	0	1	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>	B <sub>8</sub>	B <sub>9</sub>	B <sub>10</sub>	B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>	B <sub>15</sub>	B <sub>16</sub>	B <sub>17</sub>	B <sub>18</sub>	B <sub>19</sub>
Direct	1	1	X	0	0	0	0	Pre_en	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>

\*Serial data clocked serially on Sclk rising edge while E\_WR “low” and captured in secondary register on S\_WR rising edge.


**Table 8. Enhancement Register Programming**

Interface Mode	Enh	Bmode	Smode	Reserved	Reserved	Reserved	Power down	Counter load	MSEL output	Prescaler output	f <sub>c</sub> , f <sub>p</sub> OE		
Parallel	0	X	0	E_WR rising edge load									
				D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Serial*	0	X	1	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>		

\*Serial data clocked serially on Sclk rising edge while E\_WR “high” and captured in the double buffer on E\_WR falling edge.



Figure 6. Parallel Interface Mode Timing Diagram





Figure 7. Serial Interface Mode Timing Diagram



## Enhancement Register

The functions of the enhancement register bits are shown below with all bits active “high”.

**Table 9. Enhancement Register Bit Functionality**

Bit Function		Description
Bit 0	Reserved**	
Bit 1	Reserved**	
Bit 2	Reserved**	
Bit 3	Power down	Power down of all functions except programming interface.
Bit 4	Counter load	Immediate and continuous load of counter programming as directed by the Bmode and
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Bit 6	Prescaler output	Drives the raw internal prescaler output (fmain) onto the Dout output.
Bit 7	$f_p, f_c$ OE	$f_p, f_c$ outputs disabled.

\*\* Program to 0

## Phase Detector


The phase detector is triggered by rising edges from the main Counter ( $f_p$ ) and the reference counter ( $f_c$ ). It has two outputs, namely PD\_U, and PD\_D. If the divided VCO leads the divided reference in phase or frequency ( $f_p$  leads  $f_c$ ), PD\_D pulses “high”. If the divided reference leads the divided VCO in phase or frequency ( $f_r$  leads  $f_p$ ), PD\_U pulses “high”. The width of either pulse is directly proportional to phase offset between the two input signals,  $f_p$  and  $f_c$ .

The signals from the phase detector couple directly to a charge pump. PD\_U controls a current source at pin CP with constant amplitude and pulse duration approximately the same as PD\_U. PD\_D similarly drives a current sink at pin CP.

The current pulses from pin CP are low pass filtered externally and then connected to the VCO tune voltage. PD\_U pulses result in a current source, which increases the VCO frequency and PD\_D results in a current sink, which decreases VCO frequency.

A lock detect output, LD is also provided, via the pin Cext. Cext is the logical “OR” of PD\_U and PD\_D waveforms, which is driven through a series 2 k ohm resistor. Connecting Cext to an external shunt capacitor provides integration. Cext also drives the input of an internal inverting comparator with an open drain output. Thus LD is an “NOR” function of PD\_U and PD\_D.

**Figure 8. Package Drawing**  
44-lead CQFJ



All dimensions are in mils

**Table 10. Ordering Information**

Order Code	Part Marking	Description	Package	Shipping Method
9601-01	PE9601	Engineering Samples	44-pin CQFJ	40 units / Tray
9601-11	PE9601	Flight Units	44-pin CQFJ	40 units / Tray
9601-00	PE9601EK		Evaluation Board	1 / Box

## Sales Offices

### *The Americas*

#### **Peregrine Semiconductor Corp.**

9450 Carroll Park Drive  
San Diego, CA 92121  
Tel 858-731-9400  
Fax 858-731-9499

### *Europe*

#### **Peregrine Semiconductor Europe**

##### **Commercial Products:**

Bâtiment Maine  
13-15 rue des Quatre Vents  
F- 92380 Garches, France  
Tel: +33-1-47-41-91-73  
Fax : +33-1-47-41-91-73

##### **Space and Defense Products:**

180 Rue Jean de Guiramand  
13852 Aix-En-Provence cedex 3, France  
Tel: +33(0) 4 4239 3361  
Fax: +33(0) 4 4239 7227

### *North Asia Pacific*

#### **Peregrine Semiconductor K.K.**

5A-5, 5F Imperial Tower  
1-1-1 Uchisaiwaicho, Chiyoda-ku  
Tokyo 100-0011 Japan  
Tel: +81-3-3502-5211  
Fax: +81-3-3502-5213

### *South Asia Pacific*

#### **Peregrine Semiconductor**

28G, Times Square,  
No. 500 Zhangyang Road,  
Shanghai, 200122, P.R. China  
Tel: +86-21-5836-8276  
Fax: +86-21-5836-7652

For a list of representatives in your area, please refer to our Web site at: [www.psemi.com](http://www.psemi.com)

## Data Sheet Identification

### **Advance Information**

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

### **Preliminary Specification**

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

### **Product Specification**

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS is a trademark of Peregrine Semiconductor Corp.