











TLC2274M-MIL

SLOS985 - JUNE 2017

TLC2274M-MIL Advanced LinCMOS Rail-to-Rail Operational Amplifier

Features

- Output Swing Includes Both Supply Rails
- Low Noise: 9 nV/ $\sqrt{\text{Hz}}$ Typical at f = 1 kHz
- Low-Input Bias Current: 1-pA Typical
- Fully-Specified for Both Single-Supply and Split-Supply Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High-Gain Bandwidth: 2.2-MHz Typical
- High Slew Rate: 3.6-V/µs Typical
- Low Input Offset Voltage: 2.5 mV Maximum at $T_A = 25^{\circ}C$
- Macromodel Included
- Performance Upgrades for the TLC272 and TLC274
- Available in Q-Temp Automotive

Applications

- White Goods (Refrigerators, Washing Machines)
- Hand-held Monitoring Systems
- Configuration Control and Print Support
- Transducer Interfaces
- **Battery-Powered Applications**

Description

The TLC2274M-MIL device is operational amplifier from Texas Instruments. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLC2274M-MIL device offers 2 MHz of bandwidth and 3 V/µs of slew rate for higherspeed applications. Thee device offers comparable ac performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLC2274M-MIL device has a noise voltage of 9 nV/vHz, two times lower than competitive solutions.

The TLC2274M-MIL device, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the micropower dissipation levels, the device works well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature, with single- or split-supplies, makes this device a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLC2272AM-MIL device is available with a maximum input offset voltage of 950 μV. This device is fully characterized at 5 V and ±5 V.

The TLC2274M-MIL device also makes a great upgrade to the TLC272 in standard designs, offering increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows the device to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices.


If the design requires single amplifiers, see the TLV2211, TLV2221 and TLV2231 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Their small size and low power consumption make them ideal for high density, battery-powered equipment.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SOIC (14)	3,91 mm × 8,65 mm	
	CDIP (14)	6,67 mm × 19,56 mm	
TLC2274M-MIL	LCCC (20)	8,89 mm × 8,89 mm	
	CFP (14)	6,35 mm × 19,30 mm	
	PDIP (14)	6,35 mm × 19,30 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Maximum Peak-to-Peak Output Voltage vs Supply Voltage





SLOS985 – JUNE 2017 www.ti.com

Table of Contents

1 2 3	Features 1 Applications 1 Description 1	8	7.3 Feature Description	1 2
4 5	Revision History		Application Information Typical Application	<mark>2</mark>
6	Specifications 5 6.1 Absolute Maximum Ratings 5 6.2 ESD Ratings 5 6.3 Recommended Operating Conditions 5 6.4 Thermal Information 5 6.5 TLC2274M-MIL Electrical Characteristics V _{DD} = 5 V 6 6.6 TLC2274M-MIL Electrical Characteristics V _{DD} ± = ±5 V 8 8	9 10 11	Power Supply Recommendations Layout 10.1 Layout Guidelines 10.2 Layout Example Device and Documentation Support 11.1 Receiving Notification of Documentation Upda 11.2 Community Resources 11.3 Trademarks	24 24 25 ates 25 25
7	6.7 Typical Characteristics 9 Detailed Description 19 7.1 Overview 19 7.2 Functional Block Diagram 19	12	11.4 Electrostatic Discharge Caution	2

4 Revision History


DATE	REVISION	NOTE
June 2017	*	Initial release


Product Folder Links: TLC2274M-MIL

Submit Documentation Feedback




Pin Configuration and Functions





NC - No internal connection



W Package

NC - No internal connection



Texas Instruments

SLOS985 – JUNE 2017 www.ti.com

Pin Functions

	PIN			
NAME		NO.	1/0	DESCRIPTION
NAME	D, J, N, or W	FK		
1IN+	3	4	I	Non-inverting input, Channel 1
1IN-	2	3	I	Inverting input, Channel 1
1OUT	1	2	0	Output, Channel 1
2IN+	5	8	I	Non-inverting input, Channel 2
2IN-	6	9	I	Inverting input, Channel 2
2OUT	7	10	0	Output, Channel 2
3IN+	10	14	I	Non-inverting input, Channel 3
3IN-	9	13	I	Inverting input, Channel 3
3OUT	8	12	0	Output, Channel 3
4IN+	12	18	I	Non-inverting input, Channel 4
4IN-	13	19	I	Inverting input, Channel 4
4OUT	14	20	0	Output, Channel 4
V _{DD} +	4	6	_	Positive (highest) supply
V _{DD} -	11	16	_	Negative (lowest) supply
V _{DD} -/GND	_	_	_	Negative (lowest) supply
NC	_	1, 5, 7, 11, 15, 17	_	No connection

SLOS985 - JUNE 2017 www.ti.com

Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage, V _{DD} + ⁽²⁾		8	V
V _{DD} - ⁽²⁾	-8		V
Differential input voltage, V _{ID} ⁽³⁾		±16	V
Input voltage, V _I (any input) ⁽²⁾	V _{DD} 0.3	V _{DD} +	V
Input current, I _I (any input)		±5	mA
Output current, I _O		±50	mA
Total current into V _{DD} +		±50	mA
Total current out of V _{DD} -		±50	mA
Duration of short-circuit current at (or below) 25°C (4)	Unlim	ted	
Operating ambient temperature range, T _A	-55	125	
Storage temperature, T _{stg}	– 65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential voltages, are with respect to the midpoint between V_{DD} + and V_{DD} -

Differential voltages are at IN+ with respect to IN-. Excessive current will flow if input is brought below V_{DD}- - 0.3 V.

6.2 ESD Ratings

				VALUE	UNIT
\/	ototio diochorgo	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	Devices in D packages	±2000	V
V _(ESD) Electro	static discharge	Charged-device model (CDM), per AEC Q100-011	Devices in D packages	±1000	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{DD}\pm$	Supply voltage	±2.2	±8	V
VI	Input voltage	V _{DD} -	V _{DD} + - 1.5	V
V _{IC}	Common-mode input voltage	V _{DD} -	V _{DD} + - 1.5	V
T _A	Operating ambient temperature	– 55	125	°C

6.4 Thermal Information

				TLC2274M-MIL			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	J (CDIP)	FK (LCCC)	N (PDIP)	W (CFP)	UNIT
		14-PIN	14-PIN	20-PIN	14-PIN	14-PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)(3)	115.6	_	_		_	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance (2)(3)	61.8	16.2	18		121.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.9	_	_		_	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.3	_	_		_	°C/W
ΨЈВ	Junction-to-board characterization parameter	55.4	_	_		_	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_		8.68	°C/W

For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

The output may be shorted to either supply. Temperature or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A) / R_{\theta,JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7 (plastic) or MIL-STD-883 Method 1012 (ceramic).

TEXAS INSTRUMENTS

SLOS985 – JUNE 2017 www.ti.com

6.5 TLC2274M-MIL Electrical Characteristics $V_{DD} = 5 V$

at specified ambient temperature, V_{DD} = 5 V; T_A = 25°C, unless otherwise noted.

	PARAMETER	T	EST CONDITION	IS	MIN	TYP	MAX	UNIT
.,		$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V},$		T _A = 25°C		300	2500	.,
V_{IO}	Input offset voltage	$V_0 = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			3000	μV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V},$	$V_{O} = 0 \text{ V}, R_{S} = 5$	50 Ω		2		μV/°C
	Input offset voltage long-term drift ⁽¹⁾	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V},$	$V_{O} = 0 \text{ V}, R_{S} = 5$	50 Ω		0.002		μV/mo
		$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V},$		T _A = 25°C		0.5	60	
I _{IO}	Input offset current	$V_0 = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	pА
	lanut biog gurrant	$V_{IC} = 0 \text{ V}, V_{DD+} = \pm 2.5 \text{ V},$		T _A = 25°C		1	60	- ^
I _{IB}	Input bias current	$V_O = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	pA
1/	Common made input valtage	D 50 0 1 1 1 5 m)/		T _A = 25°C	-0.3	2.5	4	V
V _{ICR}	Common-mode input voltage	$R_S = 50 \Omega$; $ V_{IO} \le 5 \text{ mV}$		$T_A = -55$ °C to 125°C	0	2.5	3.5	V
		$I_{OH} = -20 \mu A$				4.99		
		J - 200A		T _A = 25°C	4.85	4.93		
V_{OH}	High-level output voltage	$I_{OH} = -200 \mu A$		$T_A = -55$ °C to 125°C	4.85			V
		1 1 1 1 1 1		T _A = 25°C	4.25	4.65		
		$I_{OH} = -1 \text{ mA}$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.25			
			$I_{OL} = 50 \mu A$			0.01		
			I 500 ·· A	T _A = 25°C		0.09	0.15	
V_{OL}	Low-level output voltage	$V_{IC} = 2.5 \text{ V}$	I _{OL} = 500 μA	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.15	V
				T _A = 25°C		0.9	1.5	
			$I_{OL} = 5 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			1.5	
		$V_{10} = 2.5 \text{ V}. V_{0} = 1 \text{ V to } 4$	1 V.	T _A = 25°C	15	35		
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V}, V_{O} = 1 \text{ V to 4 V},$ $R_{L} = 10 \text{ k}\Omega^{(2)}$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	15			V/mV
	voltage amplification	$V_{IC} = 2.5 \text{ V}, V_{O} = 1 \text{ V to } 4$	4 V; $R_L = 1 M\Omega^{(2)}$			175		
r _{id}	Differential input resistance					10 ¹²		Ω
r _i	Common-mode input resistance					10 ¹²		Ω
Ci	Common-mode input capacitance	f = 10 kHz, P package				8		pF
Z _o	Closed-loop output impedance	f = 1 MHz, A _V = 10				140		Ω
		V _{IC} = 0 V to 2.7 V,		T _A = 25°C	70	75		
CMRR	Common-mode rejection ratio	$V_0 = 2.5 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	70			dB
	Supply-voltage rejection ratio	V _{DD} = 4.4 V to 16 V,		T _A = 25°C	80	95		
k _{SVR}	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD} / 2$, no load		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	80			dB
				T _A = 25°C		4.4	6	
I _{DD}	Supply currrent	$V_0 = 2.5 \text{ V}$, no load		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			3	mA
		V _O = 0.5 V to 2.5 V,		T _A = 25°C	2.3	3.6		
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100 \text{ p}$	F ⁽²⁾	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			V/µs
		f = 10 Hz				50		_
V_n	Equivalent input noise voltage	f = 1 kHz				9		nV/√Hz
	Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz				1		
V_{NPP}	input noise voltage	f = 0.1 Hz to 10 Hz				1.4		μV
In	Equivalent input noise current					0.6		fA/√Hz
				A _V = 1		0.0013%		
THD+N	Total harmonic distortion + noise	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$ $f = 20 \text{ kHz}, R_1 = 10 \text{ k}\Omega^{(2)}$		A _V = 10		0.004%		
		1 = 20 KHZ, KL = 10 KΩ		A _V = 100		0.03%		
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega^{(2)}$, C _L = 100 pF ⁽²⁾	1		2.18		MHz
B _{OM}	Maximum output-swing bandwidth	V _{O(PP)} = 2 V, A _V = 1, R _L =		00 pF ⁽²⁾		1		MHz
		$A_V = -1$. $R_1 = 10 \text{ k}\Omega^{(2)}$.		To 0.1%		1.5		
t_s	Settling time	Step = 0.5 V to 2.5 V, C _L	(*)	L				μs

⁽¹⁾ Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150$ °C extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

(2) Referenced to 0 V.



TLC2274M-MIL Electrical Characteristics $V_{DD} = 5 \text{ V}$ (continued)

at specified ambient temperature, V_{DD} = 5 V; T_A = 25°C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
ϕ_{m}	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100 \text{ pF}^{(2)}$		50	0
	Gain margin	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100 \text{ pF}^{(2)}$		10	dB

SLOS985 – JUNE 2017 www.ti.com

6.6 TLC2274M-MIL Electrical Characteristics $V_{DD} \pm = \pm 5 \text{ V}$

at specified ambient temperature, $V_{DD}\pm=\pm5$ V; $T_A=25$ °C, unless otherwise noted.

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
.,		V _{IC} = 0 V, V _O = 0 V,		T _A = 25°C		300	2500	.,
V _{IO}	Input offset voltage	$R_{S} = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			3000	μV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$	R _S = 50 Ω			2		μV/°C
	Input offset voltage long-term drift	$V_{IC} = 0 \ V, \ V_{O} = 0 \ V,$	$R_S = 50 \Omega$			0.002		μV/mo
	Input offset current	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$		T _A = 25°C		0.5	60	pA
I _{IO}	input onset current	$R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	pΑ
I _{IB}	Input bias current	$V_{IC} = 0 \ V, \ V_{O} = 0 \ V,$		T _A = 25°C		1	60	рA
чВ	input bias current	$R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	p/\
V_{ICR}	Common-mode input voltage	$R_S = 50 \Omega; V_{IO} \le 5$	mV	T _A = 25°C	-5.3	0	4	V
· ICK		1.5 00, 1.10 - 0		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	- 5	0	3.5	
		$I_{O} = -20 \mu A$				4.99		
, Maximum positive peak	$I_{O} = -200 \mu A$		T _A = 25°C	4.85	4.93			
V _{OM} +	output voltage	0 1		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.85			V
		$I_O = -1 \text{ mA}$		T _A = 25°C	4.25	4.65		
				$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.25			
			I _O = 50 μA			-4.99		-
	Maximum negative		$I_{O} = 500 \mu A$	T _A = 25°C	-4.85	-4.91		
V _{OM} -	peak output voltage $V_{IC} = 0 V$,		T _A = -55°C to 125°C	-4.85			V	
		$I_O = 5 \text{ mA}$	T _A = 25°C	-3.5	-4.1			
				$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	-3.5			
	Large-signal differential	$V_O = \pm 4 \text{ V}; R_L = 10 \text{ k}\Omega$		T _A = 25°C	20	50		
A _{VD} voltage amplification		$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$					V/mV	
		$V_O = \pm 4 \text{ V}; R_L = 1 \text{ Ms}$	12			300		
r _{id}	Differential input resistance					10 ¹²		Ω
r _i	Common-mode input resistance					10 ¹²		Ω
Ci	Common-mode input capacitance	f = 10 kHz, P packag	je			8		pF
Z ₀	Closed-loop output impedance	f = 1 MHz, A _V = 10				130		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = -5 \text{ V to } 2.7 \text{ V},$ $V_{O} = 0 \text{ V}, R_{S} = 50 \Omega$		T _A = 25°C	75	80		dB
				T _A = -55°C to 125°C	75			
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V_{DD+} = 2.2 V to ±8 V V_{IC} = 0 V, no load	,	T _A = 25°C	80	95		dB
	(AADD / AAIO)	V _{IC} = 0 V, 110 load		T _A = -55°C to 125°C	80			
I _{DD}	Supply currrent	V _O = 0 V, no load		T _A = 25°C		4.8	6	mA
				$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	0.0	0.0	6	
SR	Slew rate at unity gain	$V_O = \pm 2.3 \text{ V},$ $R_L = 10 \text{ k}\Omega, C_L = 100$) nF	T _A = 25°C	2.3	3.6		V/µs
		f = 10 Hz	5 Pi	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7	50		
V_n	Equivalent input noise voltage	f = 10 Hz				50 9		nV/√Hz
	B 1 1 1 1 1 1 1	f = 0.1 Hz to 1 Hz				1		
V_{NPP}	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz				1.4		μV
I _n	Equivalent input noise current	1 = 0.1112 to 10112				0.6		fA/√ Hz
'n	Equivalent input noise current			A _V = 1		0.0011%		170 1112
		$V_0 = \pm 2.3$,	$V_0 = \pm 2.3,$			0.004%		
	Total Harmonio distortion Tholes	$f = 20 \text{ kHz}, R_L = 10 \text{ k}$	Ω	$A_V = 10$ $A_V = 100$		0.03%		1
	Gain-bandwidth product	f = 10 kHz, R _L = 10 k	$\Omega_{\rm c} C_{\rm c} = 100 \rm pF$	v		2.25		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 4.6 \text{ V}, A_V = 3.6 \text{ V}$		100 pF		0.54		MHz
Р ОМ	Maximum surput swing bandwidth	, ,		To 0.1%		1.5		1411.12
t _s	Settling time	$A_V = -1$, $R_L = 10 \text{ k}\Omega$, Step = -2.3 V to 2.3		To 0.01%		3.2		μs
	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega, C_L = 100$		10 0.0170		5.2		0
ϕ_{m}		1 1 - 10 Na2, OL - 100	ا س ب			32		I

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated


6.7 Typical Characteristics

Table 1. Table of Graphs


			FIGURE ⁽¹⁾
,	Input offeet veltere	Distribution	1, 2
/ ₁₀	Input offset voltage	vs Common-mode voltage	3, 4
VIO	Input offset voltage temperature coefficient	Distribution	5, 6 ⁽²⁾
_{IB} /I _{IO}	Input bias and input offset current	vs Ambient temperature	7 ⁽²⁾
,	la a vida valda a a	vs Supply voltage	8
/ _I	Input voltage	vs Ambient temperature	9(2)
/ _{OH}	High-level output voltage	vs High-level output current	10 ⁽²⁾
/ _{OL}	Low-level output voltage	vs Low-level output current	11, 12 ⁽²⁾
V _{OM+}	Maximum positive peak output voltage	vs Output current	13 ⁽²⁾
V _{OM-}	Maximum negative peak output voltage	vs Output current	14 ⁽²⁾
/ _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	15
		vs Supply voltage	16
os	Short-circuit output current	vs Ambient temperature	17 ⁽²⁾
V _O	Output voltage	vs Differential input voltage	18, 19
	Large-signal differential voltage amplification	vs Load resistance	20
A_{VD}	Large-signal differential voltage amplification and phase margin	vs Frequency	21, 22
	Large-signal differential voltage amplification	vs Ambient temperature	23 ⁽²⁾ , 24 ⁽²⁾
<u>z</u> 0	Output impedance	vs Frequency	25, 26
		vs Frequency	27
CMRR	Common-mode rejection ratio	vs Ambient temperature	28
		vs Frequency	29, 30
SVR	Supply-voltage rejection ratio	vs Ambient temperature	31 ⁽²⁾
		vs Supply voltage	(2), 32 (2)
DD	Supply current	vs Ambient temperature	(2), 33 (2)
		vs Load Capacitance	34
SR	Slew rate	vs Ambient temperature	35 ⁽²⁾
	Inverting large-signal pulse response	,	36, 37
	Voltage-follower large-signal pulse response		38, 39
/ ₀	Inverting small-signal pulse response		40, 41
	Voltage-follower small-signal pulse response		42, 43
/ _n	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage over a 10-second period		46
	Integrated noise voltage	vs Frequency	47
HD+N	Total harmonic distortion + noise	vs Frequency	48
		vs Supply voltage	49
	Gain-bandwidth product	vs Ambient temperature	50 ⁽²⁾
) _m	Phase margin	vs Load capacitance	51
	Gain margin	vs Load capacitance	52

 ⁽¹⁾ For all graphs where V_{DD} = 5 V, all loads are referenced to 2.5 V.
 (2) Data at high and low temperatures are applicable only within the rated operating ambient temperature ranges of the various devices.

SLOS985 – JUNE 2017 www.ti.com










TEXAS INSTRUMENTS

SLOS985 – JUNE 2017 www.ti.com

















TEXAS INSTRUMENTS

SLOS985 – JUNE 2017 www.ti.com








Figure 43. Voltage-Follower Small-Signal Pulse Response




Figure 44. Equivalent Input Noise Voltage vs Frequency




Figure 45. Equivalent Input Noise Voltage vs Frequency






Figure 46. Noise Voltage Over a 10-Second Period






V_{DD} = 5 V $T_A = 25^{\circ}C$ $R_L = 10 \text{ k}\Omega$

0.1

Figure 48. Total Harmonic Distortion + Noise vs Frequency

TEXAS INSTRUMENTS

SLOS985 – JUNE 2017 www.ti.com





7 Detailed Description

INSTRUMENTS

7.1 Overview

The TLC2274M-MIL device is a rail-to-rail output operational amplifier. The device operates from a 4.4-V to 16-V single supply or ±2.2-V to ±8-V dual supply, is unity-gain stable, and is suitable for a wide range of general-purpose applications.

7.2 Functional Block Diagram




Table 2. Device Component Count⁽¹⁾

COMPONENT	COUNT
Transistors	76
Resistors	52
Diodes	18
Capacitors	6

(1) Includes both amplifiers and all ESD, bias, and trim circuitry.

7.3 Feature Description

The TLC2274M-MIL device features 2-MHz bandwidth and voltage noise of 9 nV/√Hz with performance rated from 4.4 V to 16 V across a temperature range (–55°C to 125°C). LinMOS suits a wide range of audio, automotive, industrial, and instrumentation applications.

7.4 Device Functional Modes

The TLC2274M-MIL device is powered on when the supply is connected. The device may operate with single or dual supply, depending on the application. The device is in its full-performance mode once the supply is above the recommended value.

SLOS985 – JUNE 2017 www.ti.com



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Macromodel Information

Macromodel information provided was derived using MicroSim PartsTM, the model generation software used with MicroSim PSpiceTM. The Boyle macromodel ⁽¹⁾ and subcircuit in Figure 53 were generated using the TLC2274M-MIL typical electrical and operating characteristics at $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- · Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- · Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- · Short-circuit output current limit




Figure 53. Boyle Macromodel and Subcircuit

(1) Macromodeling of Integrated Circuit Operational Amplifiers, IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).

8.2 Typical Application

8.2.1 High-Side Current Monitor




Figure 54. Equivalent Schematic (Each Amplifier)

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

·									
	PARAMETER	VALUE							
V_{BAT}	Battery voltage	12 V							
R _{SENSE}	Sense resistor	0.1 Ω							
I _{LOAD}	Load current	0 A to 10 A							
	Operational amplifier	Set in differential configuration with gain = 10							

Table 3. Design Parameters

8.2.1.2 Detailed Design Procedure

This circuit is designed for measuring the high-side current in automotive body control modules with a 12-V battery or similar applications. The operational amplifier is set as differential with an external resistor network.

8.2.1.2.1 Differential Amplifier Equations

Equation 1 and Equation 2 are used to calculate V_{OUT}.

$$V_{OUT} = \frac{R_g}{R} \left(\frac{\frac{R}{R_g} - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times \frac{V_1 + V_2}{2} + \frac{1 + \frac{1}{2} \left(\frac{R_1}{R_2} + \frac{R}{R_g} \right)}{1 + \frac{R_1}{R_2}} (V_1 - V_2) \right)$$

$$V_{OUT} = \frac{R_g}{R} \left(\frac{\frac{R}{R_g} - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times V_{BAT} + \frac{1 + \frac{1}{2} \left(\frac{R_1}{R_2} + \frac{R}{R_g} \right)}{1 + \frac{R_1}{R_2}} \times R_S \times I_{Load} \right)$$
(1)

In an ideal case $R_1 = R$ and $R_2 = R_g$, and V_{OUT} can then be calculated using Equation 3:

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{Load}$$
 (3)

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

(4)

However, as the resistors have tolerances, they cannot be perfectly matched.

$$R_1 = R \pm \Delta R_1$$

$$R_2 = R_2 \pm \Delta R_2$$

$$R = R \pm \Delta R$$

$$R_g = R_g \pm \Delta R_g$$

$$Tol = \frac{DR}{R}$$

By developing the equations and neglecting the second order, the worst case is when the tolerances add up. This is shown by Equation 5.

$$V_{OUT} = \pm (4 \text{ ToI}) \frac{R_g}{R + R_g} \times V_{BAT} + \left(1 \pm 2 \text{ ToI} \left(1 + \frac{2R}{R + R_g}\right)\right) \frac{R_g}{R} \times R_S \times I_{LOAD}$$

where

Tol =
$$0.001$$
 for 0.1%

If the resistors are perfectly matched, then Tol = 0 and V_{OUT} is calculated using Equation 6.

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{LOAD}$$
 (6)

The highest error is from the common mode, as shown in Equation 7.

$$4 (Tol) \frac{R_g}{R + R_g} \times V_{BAT}$$
 (7)

Gain of 10, $R_q / R = 10$, and Tol = 1%:

Common mode error = $((4 \times 0.01) / 1.1) \times 12 \text{ V} = 0.436 \text{ V}$

Gain of 10 and Tol = 0.1%:

Common mode error = 43.6 mV

The resistors were chosen from 2% batches.

 R_1 and R 12 $k\Omega$

 R_2 and R_α 120 $k\Omega$

Ideal Gain = 120 / 12 = 10

The measured value of the resistors:


 $R_1 = 11.835 \text{ k}\Omega$

 $R = 11.85 \text{ k}\Omega$

 $R_2 = 117.92 \text{ k}\Omega$

 $R_q = 118.07 \text{ k}\Omega$

8.2.1.3 Application Curves



9 Power Supply Recommendations

Supply voltage for a single supply is from 4.4 V to 16 V, and from ±2.2 V to ±8 V for a dual supply. In the high-side sensing application, the supply is connected to a 12-V battery.




10 Layout

10.1 Layout Guidelines

The TLC2274M-MIL device is a wideband amplifier. To realize the full operational performance of the device, good high-frequency printed-circuit-board (PCB) layout practices are required. Low-loss 0.1-µF bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

10.2 Layout Example






Figure 57. Layout Example

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

MicroSim Parts, PSpice are trademarks of MicroSim.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.





29-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9318201M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9318201M2A TLC2274 MFKB	Samples
5962-9318201MCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9318201MC A TLC2274MJB	Samples
5962-9318201QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9318201QD A TLC2274MWB	Samples
TLC2274MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9318201M2A TLC2274 MFKB	Samples
TLC2274MJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	TLC2274MJ	Samples
TLC2274MJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9318201MC A TLC2274MJB	Samples
TLC2274MWB	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9318201QD A TLC2274MWB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

29-Jun-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.