







LSF0108

ZHCSBY4L - DECEMBER 2013 - REVISED DECEMBER 2022

适用于开漏和推挽应用的 LSF010x 1/2/8 通道汽车双向多电压电平转换器

1 特性

- 在无方向引脚的情况下提供双向电压转换
- 在容性负载 ≤ 30pF 时支持高达 100MHz 的升压转 换和 100MHz 以上的降压转换, 在容性负载为 50pF 时支持高达 40MHz 的升压/降 压转换
- 可实现以下电压之间的双向电压电平转换
 - 0.95V ↔ 1.8/2.5/3.3/5 V
 - 1.2V ↔ 1.8/2.5/3.3/5V
 - 1.8V ↔ 2.5/3.3/5V
 - 2.5V ↔ 3.3/5V
 - 3.3V ↔ 5V
- 低待机电流
- 支持 TTL 的 5V 耐受 I/O 端口
- 低 R_{ON} 可提供较少的信号失真
- 针对 EN 为低电平的高阻抗 I/O 引脚
- 采用直通引脚以简化 PCB 布线
- 闩锁性能超过 100mA, 符合 JESD 17 规范
- 40°C 至 125°C 工作温度范围

2 应用

- GPIO、MDIO、PMBus、SMBus、SDIO、 UART、I²C 和电信基础设施中的其他接口
- 企业系统
- 通信设备
- 个人电子产品
- 工业应用

3 说明


LSF 系列器件支持双向电压转换,而且无需使用 DIR 引脚,更大限度降低了系统工作量(对于 PMBus、 I²C、SMBus 等)。LSF 系列器件在容性负载 ≤ 30pF 时支持高达 100MHz 的升压转换和 100MHz 以上的降 压转换;在容性负载为 50pF 时支持高达 40MHz 的升 压/降压转换,因此可支持更多的消费类或电信接口 (MDIO或SDIO)。

LSF 系列的 IO 端口能够耐受 5V 电压,因此与工业和 电信应用中的 TTL 电平兼容。LSF 系列极具灵活性, 能够为每条通道设置不同电压转换电平。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
LSF0101	SON (DRY , 6)	1.45mm × 1.00mm
251 0101	X2SON (DTQ , 6)	1.00mm x 0.80mm
	X2SON (DQE , 8)	1.40mm x 1.00mm
	DSBGA (YZT , 8)	1.90mm x 1.00mm
LSF0102	SM8 (DCT , 8)	2.80mm x 2.95mm
	VSSOP (DCU , 8)	2.30mm × 2.00mm
	SOT-23 (DDF , 8)	1.60mm x 2.90mm
	VQFN (RKS , 20)	4.50mm × 2.50mm
LSF0108	TSSOP (PW , 20)	4.40mm × 6.50mm
	VSSOP (DGS , 20)	3.00mm x 5.10mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



功能方框图



Table of Contents

1 特性 1	6.15 LSF0108 AC Performance (Translating Up)	
2 应用	Switching Characteristics, V _{GATE} = 2.5 V	10
3 说明 1	6.16 Typical Characteristics	
4 Revision History2	7 Parameter Measurement Information	12
5 Pin Configuration and Functions4	8 Detailed Description	13
6 Specifications7	8.1 Overview	13
6.1 Absolute Maximum Ratings7	8.2 Functional Block Diagram	13
6.2 ESD Ratings7	8.3 Feature Description	
6.3 Recommended Operating Conditions7	8.4 Device Functional Modes	
6.4 Thermal Information7	9 Application and Implementation	16
6.5 Thermal Information8	9.1 Application Information	16
6.6 Thermal Information8	9.2 Typical Applications	
6.7 Electrical Characteristics9	10 Power Supply Recommendations	
6.8 LSF0101/02 AC Performance (Translating	11 Layout	
Down) Switching Characteristics, V _{GATE} = 3.3 V9	11.1 Layout Guidelines	
6.9 LSF0108 AC Performance (Translating Down)	11.2 Layout Example	
Switching Characteristics, V _{GATE} = 3.3 V9	12 Device and Documentation Support	
6.10 LSF0101/02 AC Performance (Translating	12.1 Related Documentation	
Down) Switching Characteristics, V _{GATE} = 2.5 V9	12.2 接收文档更新通知	24
6.11 LSF0108 AC Performance (Translating Down)	12.3 支持资源	2
Switching Characteristics, V _{GATE} = 2.5 V10	12.4 Trademarks	24
6.12 LSF0101/02 AC Performance (Translating Up)	12.5 静电放电警告	24
Switching Characteristics, V _{GATE} = 3.3 V10	12.6 术语表	24
6.13 LSF0108 AC Performance (Translating Up)	13 Mechanical, Packaging, and Orderable	
Switching Characteristics, V _{GATE} = 3.3 V10	Information	24
6.14 LSF0101/02 AC Performance (Translating Up)		
Switching Characteristics, V _{GATE} = 2.5 V10		

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision K (May 2021) to Revision L (November 2022)	Page
•	更新了 <i>应用</i> 部分	1
•	更新了 <i>说明</i> 部分	1
	Added DDF and DGS packages.	
•	Updated the Thermal Information tables	
•	Updated Electrical Characteristics table	9
•	Updated the Functional Block Diagram section	
	Updated the Auto Bidirectional Voltage Translation section	
	Updated the Output Enable section	
	Updated the Device Functional Modes section	
	Added the <i>Up and Down Translation</i> section	
	Updated the Enable, Disable, and Reference Voltage Guidelines section	
•	Added the Bias Circuitry section	17
	Added the Single Supply Translation section	
C	hanges from Revision J (April 2020) to Revision K (May 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1

•	Updated the Bidirectional Translation section to include inclusive terminology	18
Changes from Revision I (June 2019) to Revision J (April 2020) Added section Voltage Translation for Viref_B < Viref_A + 0.8 V Changes from Revision H (June 2019) to Revision I (July 2019) 将产品状态从"预告信息观合"更改为"量产数据" 在"器件信息"表中删除了 DTQ 封装的预告信息观点。 Deleted Advance Information note from DTQ Package, in the Pin Configuration and Functions section. Deleted Advance Information note for the DTQ package in the Pin Configuration and Functions section. Deleted Advance Information note for the DTQ package in the Pin Configuration and Functions section. Deleted Advance Information note for the DTQ package in the Thermal Information table. Changes from Revision G (February 2016) to Revision H (June 2019) Added DTQ6 pinout drawing to Pin Configurations and Functions section (Advance Information). Added DTQ6 pinout drawing to Pin Configurations and Functions section (Advance Information). Added DTQ6 pinout drawing to Pin Configurations and Functions Added DTQ6 pinout drawing to Pin Configurations and Functions Added DTQ6 pinout drawing to Pin Configurations and Functions Added DTQ6 pinout drawing to Pin Configurations and Functions Added Advance Information note to LSF0101 Thermal Information table. Changes from Revision F (October 2015) to Revision G (October 2015) A "特件" ** ** ** ** ** ** ** ** ** ** ** ** **	Page	
•	Added section Voltage Translation for Vref_B < Vref_A + 0.8 V	22
Cł	nanges from Revision H (June 2019) to Revision I (July 2019)	Page
•	将产品状态从"预告信息混合"更改为"量产数据"	1
•		
•	Deleted Advance Information note from DTQ Package, in the Pin Configuration and Functions section.	4
•		
Cł	nanges from Revision G (February 2016) to Revision H (June 2019)	Page
•	向"器件信息"表添加了针对 DTQ 封装的预告信息注释	1
•		
•		
_		Page
•	向"器件信息"添加了所有可用封装尺寸并更改了引脚图说明	1
Cł	nanges from Revision E (July 2015) to Revision F (October 2015)	Page
•		
	和 100MHz 以上的降压转换;容性负载为 50pF 时,支持高达 40MHz 的升压/降压转换。"	1
•	Updated all propagation delay tables changed from generic to specific LSF devices	9
Cł	nanges from Revision D (October 2014) to Revision E (July 2015)	Page
•	删除了"特性"中的"低于最大传播延迟 1.5ns"。	<mark>1</mark>
•	Updated ESD Ratings table.	7
•		
•	Updated the Device Functional Modes section	14
•	Updated the Pull-Up Resistor Sizing section	18
CI	nanges from Revision C (May 2014) to Revision D (August 2014)	Page
•	将双向电压电平转换从 1.0 更改为 0.95	<mark>1</mark>
•		
•	Added Vref_A footnote	17
Cł		Page
•	已将 LSF0108 状态从预发布更改为量产。	1
•	已更新文档标题。	<mark>1</mark>
•	Updated Handling Ratings table.	7
CI	nanges from Revision A (January 2014) to Revision B (February 2014)	Page
•		1
Cł	nanges from Revision * (December 2013) to Revision A (January 2014)	Page
•	已更新器件型号。	
•	Updated Electrical Characteristics table	



5 Pin Configuration and Functions

Pinout drawings are not to scale




图 5-1. LSF0101 DRY Package, 6-Pin SON (Transparent Top View)




图 5-2. LSF0101 DTQ Package, 6-Pin X2SON (Transparent Top View)

表 5-1. Pin Functions

	PIN		DESCRIPTION		
NAME	DRY, DTQ NO.	TYPE ⁽¹⁾	DESCRIPTION		
An	3	I/O	Auto-Bidirectional Data port		
Bn	4	I/O			
EN	6	I	Enable input; connect to Vref_B and pull-up through a high resistor (200 k $^{\Omega}$). See Using the Enable Pin with the LSF Family		
GND	1	_	Ground		
Vref_A	2	_	Reference supply voltage.		
Vref_B	5	_	For proper device biasing, see #9 and Understanding the Bias Circuit fo LSF Family.		

(1) I= input, O = output

Pinout drawings are not to scale




图 5-3. LSF0102 DCT, DCU or DDF Package, 8-Pin SM8, VSSOP, SOT-23 (Top View)




图 5-4. LSF0102 DQE Package, 8-Pin X2SON (Transparent Top View)

表 5-2. Pin Functions

	PIN			
NAME	DCT, DCU, DDF, DQE NO.	TYPE ⁽¹⁾	DESCRIPTION	
An	3, 4	I/O	Auto-Bidirectional Data port	
Bn	6, 5	I/O		
EN	8	I	Enable input; connect to Vref_B and pull-up through a high resistor (200 k Ω). See Using the Enable Pin with the LSF Family	
GND	1	_	Ground	
Vref_A	2	_	Reference supply voltage.	
Vref_B	7	_	For proper device biasing, see $\Bar{#}9$ and Understanding the Bias Circuit for the LSF Family.	

(1) I= input, O = output






图 5-5. LSF0102 YZT Package, 8-Pin DSBGA (Bottom View)

Legend		
Input	Input or Output	
Ground		

表 5-3. Pin Functions

P	PIN	TYPE ⁽¹⁾	DESCRIPTION	
YZT NO.	NAME	IIFE\/		
C1	A1	I/O		
D1	A2	I/O	- Auto-Bidirectional Data port	
C2	B1	I/O		
D2	B2	I/O		
B1	Vref_A	_	Reference supply voltage.	
B2	Vref_B	_	For proper device biasing, see $\#$ 9 and Understanding the Bias Circuit for the LSF Family.	
A2	EN	I	Enable input; connect to Vref_B and pull-up through a high resistor (200 k Ω). See Using the Enable Pin with the LSF Family	
A1	GND	_	Ground	

(1) I= input, O = output



Pinout drawings are not to scale




图 5-6. LSF0108 PW or DGS Package, 20-Pin TSSOP or VSSOP (Top View)




图 5-7. LSF0108 RKS Package, 20-Pin VQFN (Transparent Top View)

表 5-4. Pin Functions

PIN NAME PW, DGS RKS NO.				
		TYPE ⁽¹⁾	DESCRIPTION	
An	3 to 10	I/O	Auta Didirectional Data nort	
Bn	18 to 11	I/O	Auto-Bidirectional Data port	
EN	20	I	Enable input; connect to Vref_B and pull-up through a high resistor (200 k Ω). See Using the Enable Pin with the LSF Family	
GND	1	_	Ground	
Vref_A	2	_	Reference supply voltage.	
Vref_B	19	_	For proper device biasing, see $\#9$ and Understanding the Bias Circuit for the LSF Family.	

(1) I= input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
VI	Input voltage ⁽²⁾	- 0.5	7	V
V _{I/O}	Input/output voltage ⁽²⁾	- 0.5	7	V
	ontinuous channel current		128	mA
I _{IK}	Input clamp current $V_1 < 0$		- 50	mA
TJ	Junction Temperature		150	°C
T _{stg}	Storage temperature range	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	, v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage	0	5	V
V _{ref_A/B/EN}	Reference voltage	0	5	V
I _{PASS}	Pass transistor current		64	mA
T _A	Operating free-air temperature	- 40	125	°C

6.4 Thermal Information

		LSF0	101	
	THERMAL METRIC ⁽¹⁾	DTQ (X2SON)	DRY (SON)	UNIT
		6 PINS	6 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	294.4	407.0	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance	188.9	285.2	°C/W
R ₀ JB	Junction-to-board thermal resistance	216.8	271.6	°C/W
ΨJT	Junction-to-top characterization parameter	26.5	113.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	216.0	271.0	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.5 Thermal Information

				LSF0102			
	THERMAL METRIC(1)	DCU (US8)	DCT (SM8)	DQE (X2SON)	YZT (DSBGA)	DDF (SOT-23)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	210.1	189.6	246.5	125.5	243.3	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	89.1	119.6	149.1	1.0	168.7	°C/W
R ₀ JB	Junction-to-board thermal resistance	88.8	102.1	100.0	62.7	157.6	°C/W
ψ ЈТ	Junction-to-top characterization parameter	8.3	44.5	17.1	3.4	45.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	88.4	101.0	99.8	62.7	157.2	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.6 Thermal Information

			LSF0108		
	THERMAL METRIC ⁽¹⁾	RKS (VQFN)	PW (TSSOP)	DGS (VSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	49.3	106.6	123.0	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	45.9	41.0	62.2	°C/W
R _{θ JB}	Junction-to-board thermal resistance	20.6	57.6	77.4	°C/W
ψ JT	Junction-to-top characterization parameter	2.5	4.2	8.8	°C/W
∳ ЈВ	Junction-to-board characterization parameter	20.6	47.0	77.0	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	3.4	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LSF0108

6.7 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TE	EST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	I _I = - 18 mA,	V _{EN} = 0				- 1.2	V
I _{IH}	V _I = 5 V	V _{EN} = 0				5.0	μΑ
I _{CC}	$V_{ref_B} = V_{EN} = 5$.5 V, V _{ref_A} = 4.5	V, I _O = 0, V _I = V _{CC} or GND		6		μΑ
C _{I(ref_A/B/EN)}	V _I = 3 V or 0				11		pF
C _{io(off)}	V _O = 3 V or 0,	V _{EN} = 0			4.0	6.0	pF
C _{io(on)}	V _O = 3 V or 0,	V _{EN} = 3 V			10.5	12.5	pF
			V _{ref_A} = 3.3 V; V _{ref_B} = V _{EN} = 5 V		8.0		
	V _I = 0,	I _O = 64 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω
			V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 5 V		10		
	$V_1 = 0$,	I _O = 32 mA	V _{ref_A} = 1.8 V; V _{ref_B} = V _{EN} = 5 V		10		Ω
r _{on} ⁽²⁾	V ₁ - 0,	1 ₀ – 32 IIIA	$V_{ref_A} = 2.5 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		15		72
	V _I = 1.8 V,	I _O = 15 mA	V _{ref_A} = 3.3 V; V _{ref_B} = V _{EN} = 5 V		9.0		Ω
	V _I = 1.0 V,	I _O = 10 mA	V _{ref_A} = 1.8 V; V _{ref_B} = V _{EN} = 3.3 V		18		Ω
	V _I = 0 V,	I _O = 10 mA	V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 3.3 V		20		Ω
,	V _I = 0 V,	I _O = 10 mA	V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 1.8 V		30		Ω

⁽¹⁾ All typical values are at $T_A = 25$ °C.

6.8 LSF0101/02 AC Performance (Translating Down) Switching Characteristics , $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 3.3 \text{ V}$, $V_{IL} = 0$, and $V_{M} = 1.15 \text{ V}$ (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
PANAMILILIX			TYP	MAX	TYP	MAX	TYP	MAX	Olti
t _{PLH}	A or P	B or A	1.1		0.7		0.3		no
t _{PHL}	A or B		1.2		0.8		0.4		ns

6.9 LSF0108 AC Performance (Translating Down) Switching Characteristics, V_{GATE} = 3.3 V

over recommended operating free-air temperature range, V_{GATE} = 3.3 V, V_{IH} = 3.3 V, V_{IL} = 0, and V_{M} = 1.15 V (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
PARAMETER	PROW (INPOT)	10 (001701)	TYP	MAX	TYP	MAX	TYP	MAX	ONII
t _{PLH}	A or B	B or A	1.9		1.4		0.75		ns
t _{PHL}			2		1.5		0.85		115

6.10 LSF0101/02 AC Performance (Translating Down) Switching Characteristics, V_{GATE} = 2.5 V

over recommended operating free-air temperature range, V_{GATE} = 2.5 V, V_{IH} = 2.5 V, V_{IL} = 0, and V_{M} = 0.75 V (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
FARAMETER	TROW (INFOT)	10 (0011-01)	TYP	MAX	TYP	MAX	TYP	MAX	ONT
t _{PLH}	A or B	B or A	1.2		0.8		0.35		ns
t _{PHL}	AOIB		1.3		1		0.5		115

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.

6.11 LSF0108 AC Performance (Translating Down) Switching Characteristics, $V_{GATE} = 2.5 \text{ V}$

over recommended operating free-air temperature range, V_{GATE} = 2.5 V, V_{IH} = 2.5 V, V_{IL} = 0, and V_{M} = 0.75 V (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
PARAMETER			TYP	MAX	TYP	MAX	TYP	MAX	ONII
t _{PLH}	A or B	B or A	2		1.45		0.8		ne
t _{PHL}	AOIB		2.1		1.55		0.9		ns

6.12 LSF0101/02 AC Performance (Translating Up) Switching Characteristics, V_{GATE} = 3.3 V

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 2.3 \text{ V}$, $V_{IL} = 0$, $V_{T} = 3.3 \text{ V}$, $V_{M} = 1.15 \text{ V}$ and $R_{L} = 300$ (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	(INPUT) TO (OUTPUT)		pF	C _L = 30	pF	C _L = 15	pF	UNIT
PARAMETER	FROW (INFOT)	10 (001701)	TYP	MAX	TYP	MAX	TYP	MAX	ONII
t _{PLH}	A or B	B or A	1		0.8		0.4		ne
t _{PHL}	AOIB		1		0.9		0.4		ns

6.13 LSF0108 AC Performance (Translating Up) Switching Characteristics, V_{GATE} = 3.3 V

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 2.3 \text{ V}$, $V_{IL} = 0$, $V_{T} = 3.3 \text{ V}$, $V_{M} = 1.15 \text{ V}$ and $R_{L} = 300$ (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	PARAMETER FROM (INPUT)		C _L = 50 pF		C _L = 30 pF		C _L = 50 pF		C _L = 15 pF		UNIT
FANAMETER	PROM (INPOT)	TO (OUTPUT)	TYP	MAX	TYP	MAX	TYP	MAX	ONT		
t _{PLH}	A or B	B or A	2.1		1.55		0.9		no		
t _{PHL}	AOIB		2.2		1.65		1		ns		

6.14 LSF0101/02 AC Performance (Translating Up) Switching Characteristics, $V_{GATE} = 2.5 \text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 1.5 \text{ V}$, $V_{IL} = 0$, $V_{T} = 2.5 \text{ V}$, $V_{M} = 0.75 \text{ V}$ and $R_{L} = 300$ (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	ETER FROM (INPUT)	то (оитрит)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
FARAMETER			TYP	MAX	TYP	MAX	TYP	MAX	ONII
t _{PLH}	A or B	B or A	1.1		0.9		0.45		ne
t _{PHL}	AOIB		1.3		1.1		0.6		ns

6.15 LSF0108 AC Performance (Translating Up) Switching Characteristics, V_{GATE} = 2.5 V


over recommended operating free-air temperature range, V_{GATE} = 2.5 V, V_{IH} = 1.5 V, V_{IL} = 0, V_{T} = 2.5 V, V_{M} = 0.75 V and R_{L} = 300 (unless otherwise noted) (see $\boxed{8}$ 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
FARAMETER	PROW (INPOT)	10 (001701)	TYP	MAX	TYP	MAX	TYP	MAX	ONII
t _{PLH}	A or B	B or A	1.8		1.35		0.8		ne
t _{PHL}	AOIB		1.9		1.45		0.9		ns

Product Folder Links: LSF0108




6.16 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.

C. The outputs are measured one at a time, with one transition per measurement.

图 7-1. Load Circuit for Outputs

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The LSF family can be used in level-translation applications for interfacing devices or systems operating with one another that operate at different interface voltages. The LSF family is ideal for use in applications where an open-drain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, LSF can achieve 100 MHz. The LSF family can also be used in applications where a push-pull driver is connected to the data I/Os. For an overview of device setup and operation, see *The Logic Minute* training series on *Understanding the LSF Family of Bidirectional, Multi-Voltage Level Translators*.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Auto Bidirectional Voltage Translation

All devices in the LSF family are auto bidirectional voltage level translators that are operational from 0.95 to 4.5 V on the Vref_A supply and from 1.8 to 5.5 V on the Vref_B supply. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF family supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250- Ω pullup resistor. Both the output driver of the controller and the peripheral device output can be push-pull or open-drain (pull-up resistors may be required). In both up and down translation, the B-side is often referred to as the high side and refers to devices connected to the B ports. The A-side can be referred to as the low side.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to Vref_B during operation and both pins must be pulled up to the HIGH side (Vpu or VCCB) through a pull-up resistor (typically 200 k Ω). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the Vref_B pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows Vref_B to regulate the EN input and bias the channels for proper translation. A filter capacitor on Vref_B is recommended for a stable supply at the device.




图 8-1. Enable Pin Tied to Vref B Directly and to VCCB Through a Pull-Up Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family video*.

表 8-1. Enable Pin Function Table

INPUT EN ⁽¹⁾ PIN	Data Port State
Tied directly to Vref_B	An = Bn
L	Hi-Z

(1) EN is controlled by V_{ref B} logic levels.

8.4 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low R_{ON} of the switch allows connections to be made with minimal propagation delay and signal distortion.

表 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

表 8-2. Device Functionality

Signal Direction ⁽¹⁾	Input State	Switch State	Functionality
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage
	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at Vref_A (2)
A to B (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
A to B (Op Translation)	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at Vref_A and then pulled up to the Vpu# supply voltage

- (1) The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.
- (2) The A-side can have a pullup to Vref_A for additional current drive capability or may also be pulled above Vref_A with a pullup resistor. Specifications in the *Recommended Operating Conditions* section should always be followed.

Submit Document Feedback

8.4.1 Up and Down Translation

Up Translation:

When the signal is being driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than $Vref_A$ by the pullup resistor that is connected to the pull-up supply voltage (Vpu#). This functionality allows seamless translation between higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side if the low side device's output is open drain or its input has a leakage greater than 1 μ A.




图 8-2. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. Equation 1 below shows the maximum data rate formula and equation 2 presents the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. Please see the *Up Translation with the LSF Family* video for estimated data rate and sink current calculations based on circuit components.

Down Translation:

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left(\frac{bits}{second} \right) \tag{1}$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \left(A \right) \tag{2}$$

When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by Vref_A. A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1 μ A, then the resistor on the A-side can also be removed. This arrangement with no external pull-up resistors can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output can't drive high by itself. Refer to Table 8-2 for a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Up Translation with the LSF Family* videos.

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The LSF devices are able to perform voltage translation for open-drain or push-pull interfaces. 表 9-1 provides common interfaces and the corresponding device recommendation from the LSF family which supports the corresponding bit count.

表 9-1. Voltage Translator for Common Interfaces

Part Name	Channel Number	Interface
LSF0101	1	GPIO
LSF0102	2	GPIO, MDIO, SMBus, PMBus, and I ² C
LSF0108	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I ² C, and SPI

Please find below some important reminders regarding the LSF family of devices:

- LSF devices are switch-based, not buffer-based (please see the TXB family for buffer-based devices).
- Specific data rates cannot be calculated by using 1/Tpd.
- VCCB/VCCA are not the same as Vref_B or Vref_A: VCCB refers to the B-side supply voltage supplied to the LSF device, while Vref_B refers to the voltage at the Vref_B pin (pin 7 of Figure 9-1.) on the other side of the 200k resistor.

9.2 Typical Applications

9.2.1 Open-Drain Interface (I²C, PMBus, SMBus, and GPIO)




图 9-1. Typical Application Circuit for Open-Drain Translation (MDIO Shown as an Example)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

When Vref_B is connected through a 200-k Ω resistor to a 3.3-V Vpu power supply and Vref_A is set 1.8 V, as shown in Figure 9-1, the A1 and A2 channels have a maximum output voltage equal to Vref_A, and the B1 and B2 channels have has a maximum output voltage equal to Vpu.

The LSF family has an EN input that is used to disable the device by setting EN LOW, placing all I/Os in the high-impedance state. Since the LSF family of devices are switch-type voltage translators, the power consumption is very low. TI recommends always enabling the LSF family for bidirectional applications (I²C, SMBus, PMBus, or MDIO).

	PARAMETER	MIN	TYP	MAX	UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95		5.0	V
Vref_B	reference voltage (B)	Vref_A + 0.8		5.0	V
V _{I(EN)}	input voltage on EN pin	Vref_A + 0.8		5.0	V
Vpu	pull-up supply voltage	0		Vref_B	V

⁽¹⁾ Vref A is required to be the lowest voltage level across all inputs and outputs.

备注

The 200 k Ω , pull-up resistor is required to allow Vref_B to regulate the EN input and properly bias the device for translation.

9.2.1.1.2 Bias Circuitry

For proper operation, VCCA must always be at least 0.8 V less than VCCB (VCCA + 0.8 \leq VCCB). The 200 k Ω pull-up resistor is required to allow Vref_B to regulate the EN input and properly bias the device for translation. A 0.1 μ F capacitor is recommended for providing a path from Vref_B to ground for high frequency noise. Vref_B and VI (EN) are recommended to be 1.0 V higher than Vref_A for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF01 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the *Understanding the Bias Circuit for the LSF Family* video.




图 9-2. Bias Circuitry Inside the LSF0108 Devices

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional translation configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref_B and both pins must be pulled up to the HIGH side Vpu through a pull-up resistor (typically 200 k Ω). This allows Vref_B to regulate the EN input and bias the channels for proper translation. A filter capacitor on Vref_B is recommended for a stable supply at the device. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

备注

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW bus contention in either direction. If both outputs are open-drain, no direction control is needed.

9.2.1.2.2 Pull-Up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a voltage drop of 260 mV to 350 mV to have a valid LOW signal on the downstream channel. If the current through the pass transistor is higher than 15 mA, the voltage drop is also higher in the ON state. To set the current through each pass transistor at 15 mA, calculate the pull-up resistor value using the following equation:

$$Rpu = \frac{(Vpu - 0.35 V)}{0.015 A} \tag{3}$$

₹ 9-3 summarizes resistor values, reference voltages, and currents at 8 mA, 5 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the voltage drop across the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device. The device driving the low state at 0.175 V must sink current from one or more of the pull-up resistors and maintain VOL. A decrease in resistance will increase current, and thus result in increased VOL.

	₹ 0 0.1 dil op 1.colotol talaco										
V (1) (2)	8 n	nA	5 r	mA	3 mA						
V _{DPU} ⁽¹⁾ ⁽²⁾	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)					
5 V	581	639	930	1023	1550	1705					
3.3 V	369	406	590	649	983	1082					
2.5 V	269	296	430	473	717	788					
1.8 V	181	199	290	319	483	532					
1.5 V	144	158	230	253	383	422					
1.2 V	106	117	170	187	283	312					

表 9-3. Pull-Up Resistor Values

- (1) Calculated for V_{OL} = 0.35 V
- (2) Assumes output driver V_{OL} = 0.175 V at stated current
- (3) +10% to compensate for V_{DD} range and resistor tolerance

9.2.1.3 Application Curve




图 9-3. Open Drain Translation (1.8 V to 3.3 V at 2.5 MHz)

9.2.2 Mixed-Mode Voltage Translation

The supply voltage $(V_{pu\#})$ for each channel can be individually set with a pull-up resistor. \boxtimes 9-4 shows an example of this mixed-mode multi-voltage translation. For additional details on multi-voltage translation, see the *Multi-voltage Translation with the LSF Family* video.

With the Vref_B pulled up to 5 V and Vref_A connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- Push-Pull Down Translation (5 V to 1.8 V): Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- Push-Pull Up Translation (1.8 V to 5 V): Channel 2 is an example of this setup. When A2 is 1.8 V, the switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through the switch.
- Push-Pull Down Translation (3.3 V to 1.8 V): Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V): Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I²C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback






图 9-4. Multi-Voltage Translation with the LSF0108

9.2.3 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case – this is an example of when LSF single supply operation is utilized, shown in Figure 9-5. In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the Vref_A pin, this cannot be treated as a simple voltage divider.






图 9-5. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

- 1. Select a value for R1. Typically, 1 $M\Omega$ is used to reduce current consumption.
- 2. Plug in values for your system into the the following equation. Note that Vref_A is the lowest voltage in the system. VCCB is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200 (10^3) \times R_1 \times V_{REFA}}{(200 (10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1}$$
(4)

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at Vref_A must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the *Single Supply Translation with the LSF Family* video.

9.2.4 Voltage Translation for Vref_B < Vref_A + 0.8 V

As described in the *Enable, Disable, and Reference Voltage Guidelines* section, it is generally recommended that Vref_B > Vref_A + 0.8 V; however, the device can still operate in the condition where Vref_B < Vref_A + 0.8 V as long as additional considerations are made for the design.

Typical Operation (Vref_B > Vref_A + 0.8 V): in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of 图 9-4. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at Vref_A to provide proper voltage translation. For further explanation of device operation, see the *Down Translation with the LSF Family* video.

Requirements for Vref_B < Vref_A + 0.8 V Operation: in this scenario, there is not a large enough voltage difference between Vref_A and Vref_B to ensure that the A side I/O ports will be clamped at Vref_A, but rather at a voltage approximately equal to Vref_B - 0.8 V. For example, if Vref_B = 1.8 V and Vref_A = 1.2 V, the A-side I/Os will clamp to a voltage around 1.0 V. Therefore, to operate in such a condition, the following additional design considerations must be met:

- Vref_B must be greater than Vref_A during operation (Vref_B > Vref_A)
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage




图 9-6. 1.2 V to 1.8 V Level Translation with LSF0108

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10 Power Supply Recommendations

There are no power sequence requirements for the LSF family. 表 10-1 provides recommended operating voltages for all supply and input pins.

表 10-1.	Recommended	Operating	Voltages

	PARAMETER	MIN	TYP MA	X UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95	5.	0 V
Vref_B	reference voltage (B)	Vref_A + 0.8	5.	0 V
V _{I(EN)}	input voltage on EN pin	Vref_A + 0.8	5.	0 V
Vpu	pull-up supply voltage	0	Vref_	3 V

⁽¹⁾ Vref A is required to be the lowest voltage level across all inputs and outputs.

11 Layout

11.1 Layout Guidelines

Because the LSF family is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- · Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- · Place LSF close to high voltage side.
- · Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

11.2 Layout Example




图 11-1. Short Trace Layout



图 11-2. Device Placement



12 Device and Documentation Support

12.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, LSF Translator Family Evaluation Module user's guide
- Texas Instruments, Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators application note
- Texas Instruments, Voltage Level Translation with the LSF Family application note
- The Logic Minute Video Training Series on Understanding the LSF Family of Devices:
 - Texas Instruments, Introduction Voltage Level Translation with the LSF Family
 - Texas Instruments, Understanding the Bias Circuit for the LSF Family
 - Texas Instruments, Using the Enable Pin with the LSF Family
 - Texas Instruments, Translation Basics with the LSF Family
 - Texas Instruments, Down Translation with the LSF Family
 - Texas Instruments, Up Translation with the LSF Family
 - Texas Instruments, Multi-Voltage Translation with the LSF Family
 - Texas Instruments, Single Supply Translation with the LSF Family

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LSF0108

www.ti.com 21-Dec-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0101DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD	Samples
LSF0101DTQR	ACTIVE	X2SON	DTQ	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	FC	Samples
LSF0102DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NG2 (S, Y)	Samples
LSF0102DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(G2, NG2J, NG2P, N G2S) NY	Samples
LSF0102DQER	ACTIVE	X2SON	DQE	8	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	RV	Samples
LSF0102YZTR	ACTIVE	DSBGA	YZT	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	RV	Samples
LSF0108DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LSF08	Samples
LSF0108PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples
LSF0108RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 21-Dec-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0102, LSF0108:

Automotive: LSF0102-Q1, LSF0108-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 22-Dec-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0101DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
LSF0101DTQR	X2SON	DTQ	6	3000	180.0	9.5	0.94	1.13	0.5	2.0	8.0	Q2
LSF0102DCTR	SM8	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
LSF0102DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
LSF0102DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
LSF0102DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
LSF0102DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
LSF0102DQER	X2SON	DQE	8	5000	180.0	9.5	1.15	1.6	0.5	4.0	8.0	Q1
LSF0102YZTR	DSBGA	YZT	8	3000	180.0	8.4	1.02	2.02	0.75	4.0	8.0	Q1
LSF0108DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
LSF0108PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LSF0108RKSR	VQFN	RKS	20	3000	177.8	12.4	2.73	4.85	1.03	4.0	12.0	Q1



www.ti.com 22-Dec-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0101DRYR	SON	DRY	6	5000	184.0	184.0	19.0
LSF0101DTQR	X2SON	DTQ	6	3000	189.0	185.0	36.0
LSF0102DCTR	SM8	DCT	8	3000	183.0	183.0	20.0
LSF0102DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
LSF0102DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
LSF0102DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
LSF0102DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
LSF0102DQER	X2SON	DQE	8	5000	184.0	184.0	19.0
LSF0102YZTR	DSBGA	YZT	8	3000	182.0	182.0	20.0
LSF0108DGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
LSF0108PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
LSF0108RKSR	VQFN	RKS	20	3000	202.0	201.0	28.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-287 variation X2EAF.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.










NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZT (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

 4. The size and shape of this feature may vary.
- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.








^{6.} This package is designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

^{7.} Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司