

enCoRe™ V Full-Speed USB Controller

Features

■ Powerful Harvard Architecture Processor

- ☐ M8C processor speeds running up to 24 MHz
- ☐ Low power at high processing speeds
- Interrupt controller
- □ 3.0V to 5.5V operating voltage without USB
- ☐ Operating voltage with USB enabled:
 - 3.15 to 3.45V when supply voltage is around 3.3V
 - 4.35 to 5.25V when supply voltage is around 5.0V
- ☐ Temperature range: 0°C to 70°C

■ Flexible On-Chip Memory

- □ Up to 32K Flash program storage 50,000 erase/write cycles
- □ Up to 2048 bytes SRAM data storage
- □ Flexible protection modes
- □ In-System Serial Programming (ISSP)

■ Complete Development Tools

- □ Free development tool (PSoC Designer™)
- □ Full featured, in-circuit emulator and programmer
- □ Full speed emulation
- □ Complex breakpoint structure
- □ 128K trace memory

■ Precision, Programmable Clocking

- Crystal-less oscillator with support for an external crystal or resonator
- □ Internal ±5.0% 6, 12, or 24 MHz main oscillator
- □ Internal low speed oscillator at 32 kHz for watchdog and sleep. The frequency range is 19–50 kHz with a 32 kHz typical value
- □ 0.25% accuracy for USB with no external components

■ Programmable Pin Configurations

□ 25 mA sink current on all GPIO


- □ Pull Up, High Z, Open Drain, CMOS drive modes on all GPIO
- Configurable inputs on all GPIO
- □ Low dropout voltage regulator for Port 1 pins. Programmable to output 3.0, 2.5, or 1.8V at the IO pins
- □ Selectable, regulated digital IO on Port 1
 - · Configurable input threshold for Port 1
 - 3.0V, 20 mA total Port 1 source current
 - · Hot-swappable
- □ 5 mA strong drive mode on Ports 0 and 1

■ Full-Speed USB (12 Mbps)

- □ Eight unidirectional endpoints
- ☐ One bidirectional control endpoint
- □ USB 2.0 compliant
- □ Dedicated 512 bytes buffer
- □ No external crystal required

■ Additional System Resources

- □ Configurable communication speeds
- □ I²C™ slave
 - Selectable to 50 kHz, 100 kHz, or 400 kHz
 - · Implementation requires no clock stretching
 - Implementation during sleep modes with less than 100 μA
 - · Hardware address detection
- ¬ SPI™ master and SPI slave
- Configurable between 93.75 kHz and 12 MHz
- □ Three 16-bit timers
- □ 8-bit ADC used to monitor battery voltage or other signals with external components
- □ Watchdog and sleep timers
- □ Integrated supervisory circuit



Cypress Semiconductor Corporation

Document Number: 001-12394 Rev. *F

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised October 7, 2008



Functional Overview

The enCoRe V family of devices are designed to replace multiple traditional full-speed USB microcontroller system components with one, low cost single-chip programmable component. Communication peripherals (I2C/SPI), a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The architecture for this device family, as illustrated in enCoRe V Block Diagram Block Diagram, is comprised of three main areas: the CPU core, the system resources, and the full-speed USB system. Depending on the enCoRe V package, up to 36 general purpose IO (GPIO) are also included.

This product is an enhanced version of Cypress' successful full-speed USB peripheral controllers. Enhancements include faster CPU at lower voltage operation, lower current consumption, twice the RAM and Flash, hot-swappable IOs, I2C hardware address recognition, new very low current sleep mode, and new package options.

The enCoRe V Core

The enCoRe V Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-MIPS, 8-bit Harvard architecture microprocessor.

System resources provide additional capability, such as a configurable I2C slave and SPI master-slave communication interface and various system resets supported by the M8C.

Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. Brief statements describing the merits of each system resource are presented below.

- Full-speed USB (12 Mbps) with nine configurable endpoints and 512 bytes of dedicated USB RAM. No external components are required except two series resistors. It is specified for commercial temperature USB operation. For reliable USB operation, ensure the supply voltage is between 4.35V and 5.25V, or around 3.3V.
- 10-bit on-chip ADC shared between system performance manager (used to calculate parameters based on temperature for flash write operations) and the user.
- The I2C slave and SPI master-slave module provides 50, 100, or 400 kHz communication over two wires. SPI communication over 3 or 4 wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- In I2C slave mode, the hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.

- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (power on reset) circuit eliminates the need for a system supervisor.
- The 5V maximum input, 1.8, 2.5, or 3V selectable output, low dropout regulator (LDO) provides regulation for IOs. A register controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the enCoRe V family of parts.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the *PSoC Mixed-Signal Array Technical Reference Manual*, which can be found on http://www.cypress.com/psoc.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com/shop/. Under Product Categories click PSoC® Mixed Signal Arrays to view a current list of available items.

Technical Training Modules

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com/techtrain.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Support located at the top of the web page, and select CYPros Consultants.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a four hour guaranteed response at http://www.cypress.com/support.

Application Notes

A long list of application notes assists you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Documentation list located at the top of the web page. Application notes are sorted by date by default.

Page 2 of 29



Development Tools

PSoC Designer™ is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

PSoC Designer Software Subsystems

System-Level View

The system-level view is a drag-and-drop visual embedded system design environment based on PSoC Express. In this view you solve design problems the same way you might think about the system. Select input and output devices based upon system requirements. Add a communication interface and define the interface to the system (registers). Define when and how an output device changes state based upon any/all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.x. You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share common code editor, builder, and common debug, emulation, and programming tools.

Code Generation Tools

PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view the components are called "user modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed-signal varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-to-digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
API	application programming interface
CPU	central processing unit
GPIO	general purpose IO
GUI	graphical user interface
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
LSb	least significant bit
LVD	low voltage detect
MSb	most significant bit
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
SLIMO	slow IMO
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 7 on page 14 lists all the abbreviations used to measure the enCoRe V devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



Pin Configuration

The enCoRe V USB device is available in a variety of packages which are listed and illustrated in the subsequent tables.

16-Pin Part Pinout

Figure 1. CY7C64315/CY7C64316 16-Pin enCoRe V Device




Table 1. 16-Pin Part Pinout (QFN)

Pin No.	Type	Name	Description
1	Ю	P2[3]	Digital IO, Crystal Input (Xin)
2	IOHR	P1[7]	Digital IO, SPI SS, I2C SCL
3	IOHR	P1[5]	Digital IO, SPI MISO, I2C SDA
4	IOHR	P1[1] ^(1, 2)	Digital IO, ISSP CLK, 12C SCL, SPI MOSI
5	Power	Vss	Ground connection
6	USB line	D+	USB PHY
7	USB line	D-	USB PHY
8	Power	Vdd	Supply
9	IOHR	P1[0] ^(1, 2)	Digital IO, ISSP DATA, I2C SDA, SPI CLK
10	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)
11	Input	XRES	Active high external reset with internal pull down
12	IOH	P0[4]	Digital IO
13	IOH	P0[7]	Digital IO
14	IOH	P0[3]	Digital IO
15	IOH	P0[1]	Digital IO
16	Ю	P2[5]	Digital IO, Crystal Output (Xout)

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Notes

- During power up or reset event, device P1[0] and P1[1] may disturb the I2C bus. Use alternate pins if issues are encountered.
 These are the in-system serial programming (ISSP) pins that are not High Z at power on reset (POR).



32-Pin Part Pinout

Figure 2. CY7C64345 32-Pin enCoRe V USB Device

Vss P0[3] P0[5] Vdd Vdd P0[6] P0[6]




Table 2. 32-Pin Part Pinout (QFN)

Pin No.	Type	Name	Description
1	IOH	P0[1]	Digital IO
2	Ю	P2[5]	Digital IO, Crystal Output (Xout)
3	Ю	P2[3]	Digital IO, Crystal Input (Xin)
4	Ю	P2[1]	Digital IO
5	IOHR	P1[7]	Digital IO, I2C SCL, SPI SS
6	IOHR	P1[5]	Digital IO, I2C SDA, SPI MISO
7	IOHR	P1[3]	Digital IO, SPI CLK
8	IOHR	P1[1] ^(1, 2)	Digital IO, ISSP CLK, I2C SCL, SPI MOSI
9	Power	Vss	Ground
10	Ю	D+	USB PHY
11	Ю	D-	USB PHY
12	Power	Vdd	Supply voltage
13	IOHR	P1[0] ^(1, 2)	Digital IO, ISSP DATA, I2C SDA, SPI CLK
14	IOHR	P1[2]	Digital IO
15	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)
16	IOHR	P1[6]	Digital IO
17	Reset	XRES	Active high external reset with internal pull down
18	Ю	P3[0]	Digital IO
19	Ю	P3[2]	Digital IO
20	Ю	P2[0]	Digital IO
21	Ю	P2[2]	Digital IO
22	Ю	P2[4]	Digital IO
23	Ю	P2[6]	Digital IO

Document Number: 001-12394 Rev. *F Page 7 of 29



Table 2. 32-Pin Part Pinout (QFN) (continued)

Pin No.	Type	Name	Description
24	IOH	P0[0]	Digital IO
25	IOH	P0[2]	Digital IO
26	IOH	P0[4]	Digital IO
27	IOH	P0[6]	Digital IO
28	Power	Vdd	Supply voltage
29	IOH	P0[7]	Digital IO
30	IOH	P0[5]	Digital IO
31	IOH	P0[3]	Digital IO
32	Power	Vss	Ground
CP	Power	Vss	Ensure the center pad is connected to ground

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Document Number: 001-12394 Rev. *F Page 8 of 29



48-Pin Part Pinout

Figure 3. CY7C64355/CY7C64356 48-Pin enCoRe V USB Device




Table 3. 48-Pin Part Pinout (QFN)

Pin No.	Type	Pin Name	Description
1	NC	NC	No connection
2	Ю	P2[7]	Digital IO
3	Ю	P2[5]	Digital IO, Crystal Out (Xout)
4	Ю	P2[3]	Digital IO, Crystal In (Xin)
5	Ю	P2[1]	Digital IO
6	Ю	P4[3]	Digital IO
7	Ю	P4[1]	Digital IO
8	Ю	P3[7]	Digital IO
9	Ю	P3[5]	Digital IO
10	Ю	P3[3]	Digital IO
11	Ю	P3[1]	Digital IO
12	IOHR	P1[7]	Digital IO, I2C SCL, SPI SS
13	IOHR	P1[5]	Digital IO, I2C SDA, SPI MISO
14	NC	NC	No connection
15	NC	NC	No connection
16	IOHR	P1[3]	Digital IO, SPI CLK
17	IOHR	P1[1] ^(1, 2)	Digital IO, ISSP CLK, I2C SCL, SPI MOSI
18	Power	Vss	Supply ground
19	Ю	D+	USB
20	Ю	D-	USB
21	Power	Vdd	Supply voltage
22	IOHR	P1[0] ^(1, 2)	Digital IO, ISSP DATA, I2C SDA, SPI CLK
23	IOHR	P1[2]	Digital IO,
24	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)
25	IOHR	P1[6]	Digital IO

Document Number: 001-12394 Rev. *F Page 9 of 29



Table 3. 48-Pin Part Pinout (QFN) (continued)

Pin No.	Туре	Pin Name	Description
26	XRES	Ext Reset	Active high external reset with internal pull down
27	Ю	P3[0]	Digital IO
28	Ю	P3[2]	Digital IO
29	Ю	P3[4]	Digital IO
30	Ю	P3[6]	Digital IO
31	Ю	P4[0]	Digital IO
32	Ю	P4[2]	Digital IO
33	Ю	P2[0]	Digital IO
34	Ю	P2[2]	Digital IO
35	Ю	P2[4]	Digital IO
36	Ю	P2[6]	Digital IO
37	IOH	P0[0]	Digital IO
38	IOH	P0[2]	Digital IO
39	IOH	P0[4]	Digital IO
40	IOH	P0[6]	Digital IO
41	Power	Vdd	Supply voltage
42	NC	NC	No connection
43	NC	NC	No connection
44	IOH	P0[7]	Digital IO
45	IOH	P0[5]	Digital IO
46	IOH	P0[3]	Digital IO
47	Power	Vss	Supply ground
48	IOH	P0[1]	Digital IO

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Document Number: 001-12394 Rev. *F Page 10 of 29



Register Reference

The section discusses the registers of the enCoRe V device. It lists all the registers in mapping tables, in address order.

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 4. Register Conventions

Convention	Description
R	Read register or bits
W	Write register or bits
0	Only a read/write register or bits
L	Logical register or bits
С	Clearable register or bits
#	Access is bit specific

Register Mapping Tables

The enCoRe V device has a total register address space of 512 bytes. The register space is also referred to as IO space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

Document Number: 001-12394 Rev. *F Page 11 of 29



Table 5. Register Map Bank 0 Table: User Space

			Table: Usei			_					
Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW	EP1_CNT0	40	#		80			C0	
PRT0IE	01	RW	EP1_CNT1	41	RW		81			C1	
	02		EP2 CNT0	42	#		82			C2	
	03		EP2 CNT1	43	RW		83			C3	
PRT1DR	04	RW	EP3_CNT0	44	#		84			C4	
PRT1IE	05	RW	EP3_CNT1	45	RW		85			C5	
TRITIL	06	TXVV	EP4 CNT0	46	#		86			C6	
	07		EP4_CNT1	47	RW		87			C7	
PRT2DR	08	RW	EP5_CNT0	48	#		88		I2C_XCFG	C8	RW
PRT2IE	09	RW	EP5_CNT1	49	RW		89		I2C_XSTAT	C9	R
	0A		EP6_CNT0	4A	#		8A		I2C_ADDR	CA	RW
	0B		EP6_CNT1	4B	RW		8B		I2C_BP	CB	R
PRT3DR	0C	RW	EP7_CNT0	4C	#		8C		I2C_CP	CC	R
PRT3IE	0D	RW	EP7_CNT1	4D	RW		8D		CPU_BP	CD	RW
	0E		EP8 CNT0	4E	#		8E		CPU CP	CE	R
	0F		EP8_CNT1	4F	RW		8F		I2C BUF	CF	RW
PRT4DR	10	RW		50			90		CUR PP	D0	RW
PRT4IE	11	RW		51			91		STK PP	D1	RW
FR14IE		KVV							SIK_FF		KVV
	12			52			92		1DV DD	D2	514
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18		PMA0_DR	58	RW		98		I2C_DR	D8	RW
	19		PMA1 DR	59	RW		99		_	D9	
	1A		PMA2 DR	5A	RW		9A		INT CLR0	DA	RW
	1B		PMA3 DR	5B	RW		9B		INT_CLR1	DB	RW
	1C		PMA4_DR	5C	RW		9C		INT_CLR2	DC	RW
				5D	RW		9D				
	1D		PMA5_DR						INT_CLR3	DD	RW
	1E		PMA6_DR	5E	RW		9E		INT_MSK2	DE	RW
	1F		PMA7_DR	5F	RW		9F		INT_MSK1	DF	RW
	20			60			A0		INT_MSK0	E0	RW
	21			61			A1		INT_SW_EN	E1	RW
	22			62			A2		INT_VC	E2	RC
	23			63			A3		RES WDT	E3	W
	24		PMA8 DR	64	RW		A4		INT_MSK3	E4	RW
	25		PMA9_DR	65	RW		A5			E5	
	26		PMA10 DR	66	RW		A6			E6	
	27		PMA11 DR	67	RW		A7			E7	
			_								
0DL TVD	28	\	PMA12_DR	68	RW		A8			E8	
SPI_TXR	29	W	PMA13_DR	69	RW		A9			E9	
SPI_RXR	2A	R	PMA14_DR	6A	RW		AA			EA	
SPI_CR	2B	#	PMA15_DR	6B	RW		AB			EB	
	2C		TMP_DR0	6C	RW		AC			EC	
	2D		TMP_DR1	6D	RW		AD			ED	
	2E		TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30		_	70		PT0 CFG	B0	RW		F0	
USB SOF0	31	R		71		PT0 DATA1	B1	RW		F1	
USB SOF1	32	R		72		PT0_DATA0	B2	RW		F2	
_								RW			
USB_CR0	33	RW		73		PT1_CFG	B3			F3	
USBIO_CR0	34	#		74		PT1_DATA1	B4	RW		F4	
USBIO_CR1	35	#		75		PT1_DATA0	B5	RW		F5	
EP0_CR	36	#		76		PT2_CFG	B6	RW		F6	
EP0_CNT0	37	#		77		PT2_DATA1	B7	RW	CPU_F	F7	RL
EP0_DR0	38	RW		78		PT2_DATA0	B8	RW		F8	
EP0_DR1	39	RW		79			В9			F9	
EP0 DR2	3A	RW		7A			BA			FA	
EP0 DR3	3B	RW		7B			BB			FB	
EP0 DR4	3C	RW		7C			BC			FC	
EP0_DR4	3D	RW		7D			BD			FD	
									CDLL COD4		щ
EP0_DR6	3E	RW		7E			BE		CPU_SCR1	FE	#
EP0 DR7	3F	RW		7F			BF		CPU_SCR0	FF	#

Gray fields are reserved; do not access these fields. # Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space

			able: Config							T	
Name	Addr (1,Hex)			Addr (1,Hex)		Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	PMA4_RA	40	RW		80			C0	
PRT0DM1	01	RW	PMA5_RA	41	RW		81			C1	
	02		PMA6_RA	42	RW		82			C2	
	03		PMA7_RA	43	RW		83			C3	
PRT1DM0	04	RW	PMA8_WA	44	RW		84			C4	
PRT1DM1	05	RW	PMA9 WA	45	RW		85			C5	
	06		PMA10_WA	46	RW		86			C6	
	07		PMA11 WA	47	RW		87			C7	
PRT2DM0	08	RW	PMA12_WA	48	RW		88			C8	
PRT2DM1	09	RW	PMA13 WA	49	RW		89			C9	
TICIZDIVIT	0A	1777	PMA14_WA	4A	RW		8A			CA	
	0B		PMA15_WA	4B	RW		8B			CB	
DDT2DM2		DVA									
PRT3DM0	OC	RW	PMA8_RA	4C	RW		8C			CC	
PRT3DM1	0D	RW	PMA9_RA	4D	RW		8D			CD	
	0E		PMA10_RA	4E	RW		8E			CE	
	0F		PMA11_RA	4F	RW		8F			CF	
PRT4DM0	10	RW	PMA12_RA	50	RW		90			D0	
PRT4DM1	11	RW	PMA13_RA	51	RW		91			D1	
	12		PMA14_RA	52	RW		92			D2	
	13		PMA15_RA	53	RW		93			D3	
	14		EP1_CR0	54	#		94			D4	
	15		EP2 CR0	55	#		95			D5	
	16		EP3_CR0	56	#		96			D6	
	17		EP4 CR0	57	#		97			D7	
	18		EP5_CR0	58	#		98			D8	
	19		EP6 CRO	59	#		99			D9	
	1A		EP7 CR0	5A	#		9A			DA	
	1B		EP8_CR0	5B	#		9A 9B			DB	
			EPO_CRU		#				10.050		DIA
	1C			5C			9C		IO_CFG	DC	RW
	1D			5D			9D		OUT_P1	DD	RW
	1E			5E			9E			DE	
	1F			5F			9F			DF	
	20			60			A0		OSC_CR0	E0	RW
	21			61			A1		ECO_CFG	E1	#
	22			62			A2		OSC_CR2	E2	RW
	23			63			A3		VLT_CR	E3	RW
	24			64			A4		VLT_CMP	E4	R
	25			65			A5			E5	
	26			66			A6			E6	
	27			67			A7			E7	
	28			68			A8		IMO_TR	E8	W
SPI CFG	29	RW		69			A9		ILO_TR	E9	W
01 1_01 0	2A	1277		6A			AA		iLO_IIX	EA	**
	2B			6B			AB		SLP CFG	EB	RW
	2C		TMD DD0	6C	RW		AC		SLP_CFG2	EC	RW
	2D		TMP_DR0	6D	RW		AD			ED	RW
			TMP_DR1						SLP_CFG3		RW
	2E		TMP_DR2	6E	RW		AE			EE	
1105 55	2F		TMP_DR3	6F	RW		AF			EF	
USB_CR1	30	#		70			B0			F0	
	31			71			B1			F1	
	32			72			B2			F2	
USBIO_CR2	33	RW		73			B3			F3	
PMA0_WA	34	RW		74			B4			F4	
PMA1_WA	35	RW		75			B5			F5	
PMA2_WA	36	RW		76			B6			F6	
PMA3 WA	37	RW		77			B7		CPU F	F7	RL
PMA4_WA	38	RW		78			B8			F8	
PMA5 WA	39	RW		79			B9			F9	
PMA6 WA	3A	RW		7.9 7.A			BA			FA	
	3B	RW		7A 7B			BB			FB	
PMA7_WA											
PMA0_RA	3C	RW		7C			BC			FC	
PMA1_RA	3D	RW		7D			BD			FD	
PMA2_RA	3E	RW		7E			BE			FE	
PMA3_RA	3F	RW		7F			BF			FF	
O E-1-1-	recented: do no		C. L.L. II	A							

Gray fields are reserved; do not access these fields. # Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the enCoRe V USB devices. For the most up to date electrical specifications, verify that you have the most recent data sheet available by visiting the company web site at http://www.cypress.com

Figure 4. Voltage versus CPU Frequency




Figure 5. IMO Frequency Trim Options

5.5V

SLIMO Mode SLIMO Mode = 01 = 10

IMO Frequency

The following table lists the units of measure that are used in this section.

Table 7. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	picoampere
MΩ	megaohm	pF	picofarad
μΑ	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	S	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

Document Number: 001-12394 Rev. *F

Page 14 of 29



ADC Electrical Specifications

Table 8. ADC Electrical Specifications

Symbol	Description	Min	Тур	Max	Units	Conditions
	Input					
	Input Voltage Range	Vss		1.3	Volts	This gives 72% of maximum code
	Input Capacitance			5	pF	
	Resolution	8		10	Bits	Settings 8, 9, or 10
	8-Bit Sample Rate		23.4375		ksps	Data Clock set to 6 MHz. Sample Rate = 0.001/(2^Resolution/Data clock)
	10-Bit Sample Rate		5.859		ksps	Data Clock set to 6 MHz. Sample Rate = 0.001/(2^Resolution/Data clock)
	DC Accuracy	•		•	•	
	DNL	-1		+2	LSB	For any configuration
	INL	-2		+2	LSB	For any configuration
	Offset Error	0	15	90	mV	
	Operating Current		275	350	μΑ	
	Data Clock	2.25		12	MHz	Source is chip's internal main oscillator. See device data sheet of accuracy.
	Monotonicity					Not guaranteed. See DNL
	Power Supply Rejection Ration					
	PSRR (Vdd>3.0V)		24	dB		
	PSRR (2.2 < Vdd < 3.0)		30	dB		
	PSRR (2.0 < Vdd < 2.2)		12	dB		
	PSRR (Vdd < 2.0)		0	dB		
	Gain Error	1		5	%FSR	For any resolution
	Input Resistance	1/(500fF*D ata-Clock)	1/(400fF*D ata-Clock)	1/(300fF*D ata-Clock)	Ω	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution.

Document Number: 001-12394 Rev. *F Page 15 of 29



Electrical Characteristics

Absolute Maximum Ratings

Storage Temperature (T _{STG}) (3)	55°C to 125°C (Typical +25°C)
Supply Voltage Relative to Vss (Vdd)	0.5V to +6.0V
DC Input Voltage (V _{IO})	Vss - 0.5V to Vdd + 0.5V
DC Voltage Applied to Tri-state (V _{IOZ})	Vss - 0.5V to Vdd + 0.5V
Maximum Current into any Port Pin (I _{MIO})	25mA to +50 mA
Electro Static Discharge Voltage (ESD) (4)	2000V
Latch-up Current (LU) ⁽⁵⁾	
Operating Conditions	
Ambient Temperature (T _A)	0°C to 70°C
Operational Die Temperature (T _J) ⁽⁶⁾	0°C to 85°C

DC Electrical Characteristics

DC Chip Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC Chip Level Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vdd	Supply Voltage	See table titled DC POR and LVD Specifications on page 18.	3.0	_	5.5	V
I _{DD24}	Supply Current, IMO = 24 MHz	Conditions are Vdd = $3.0V$, $T_A = 25$ °C, CPU = 24 MHz, No USB/I2C/SPI.	-	_	3.1	mA
I _{DD12}	Supply Current, IMO = 12 MHz	Conditions are Vdd = $3.0V$, $T_A = 25^{\circ}C$, CPU = 12 MHz, No USB/I2C/SPI.	_	_	2.0	mA
I _{DD6}	Supply Current, IMO = 6 MHz	Conditions are Vdd = $3.0V$, $T_A = 25$ °C, CPU = 6 MHz, No USB/I2C/SPI.	_	_	1.5	mA
I _{SB0}	Deep Sleep Current	Vdd = 3.0V, T _A = 25°C, IO regulator turned off.	-	0.1	-	μΑ
I _{SB1}	Standby Current with POR, LVD, and Sleep Timer	Vdd = 3.0V, T _A = 25°C, IO regulator turned off.	_	_	1.5	μΑ

Notes

Document Number: 001-12394 Rev. *F Page 16 of 29

^{3.} Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrade reliability.

^{4.} Human Body Model ESD.

^{5.} According to JESD78 standard.

^{5.} The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 27. The user must limit the power consumption to comply with this requirement.



Table 10.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ Pull Up Resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ Pull Up Resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static Output High		2.8	-	3.6	V
Volusb	Static Output Low			-	0.3	V
Vdi	Differential Input Sensitivity		0.2	-		V
Vcm	Differential Input Common Mode Range		0.8	-	2.5	V
Vse	Single Ended Receiver Threshold		0.8	-	2.0	V
Cin	Transceiver Capacitance			-	50	pF
lio	High Z State Data Line Leakage	On D+ or D- line	-10	-	+10	μΑ
Rps2	PS/2 Pull Up Resistance		3	5	7	kΩ
Rext	External USB Series Resistor	In series with each USB pin	21.78	22.0	22.22	Ω

DC General Purpose IO Specifications

Table 11 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and $0^{\circ}\text{C} \leq \text{T}_{A} \leq 70^{\circ}\text{C}$. Typical parameters apply to 5V and 3.3V at 25°C. These are for design guidance only.

Table 11. 3.0V and 5.5V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull Up Resistor		4	5.6	8	kΩ
V _{OH1}	High Output Voltage Port 0, 2, or 3 Pins	IOH \leq 10 μ A, Vdd \geq 3.0V, maximum of 10 mA source current in all IOs.	Vdd - 0.2	_	_	V
V _{OH2}	High Output Voltage Port 0, 2, or 3 Pins	IOH = 1 mA Vdd > 3.0, maximum of 20 mA source current in all IOs.	Vdd - 0.9	_	_	V
V _{OH3}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	IOH < 10 μ A, Vdd > 3.0V, maximum of 10 mA source current in all IOs.	Vdd - 0.2	-	_	V
V _{OH4}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	IOH = 5 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs.	Vdd - 0.9	_	_	V
V _{OH5}	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH < 10 μ A, Vdd > 3.1V, maximum of 4 IOs all sourcing 5 mA	2.85	3.00	3.3	V
V _{OH6}	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH = 5 mA, Vdd > 3.1V, maximum of 20 mA source current in all IOs	2.20	_	_	V
V _{OH7}	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH < 10 μ A, Vdd > 3.0V, maximum of 20 mA source current in all IOs	2.35	2.50	2.75	V
V _{OH8}	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH = 2 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs	1.90	_	_	V
V _{OH9}	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH < 10 μ A, Vdd > 3.0V, maximum of 20 mA source current in all IOs	1.60	1.80	2.1	V
V _{OH10}	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH = 1 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs	1.20	-	_	V

Document Number: 001-12394 Rev. *F Page 17 of 29



Table 11. 3.0V and 5.5V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{OL}	Low Output Voltage	IOL = 20 mA, Vdd > 3.3V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]).	-	_	0.75	V
V _{IL}	Input Low Voltage	Vdd = 3.3 to 5.5.	-	-	0.8	V
V _{IH}	Input High Voltage	Vdd = 3.3 to 5.5.	2.0	-		V
V _H	Input Hysteresis Voltage		50	60	200	mV
I _{IL}	Input Leakage (Absolute Value)		_	0.001	1	μΑ
C _{PIN}	Pin Capacitance	Package and pin dependent. Temp = 25°C.	0.5	1.7	5	pF

DC POR and LVD Specifications

Table 12 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units
V _{PPOR}	Vdd Value for PPOR Trip PORLEV[1:0] = 10b, HPOR = 1	-	2.82	2.95	V
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b ⁽⁷⁾ VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	- 2.85 2.95 3.06 - 4.62	- 2.92 3.02 3.13 - 4.73	- 2.99 3.09 3.20 - 4.83	- - V V V - - V

Not

Document Number: 001-12394 Rev. *F

Page 18 of 29

^{7.} Always greater than 50 mV above V_{PPOR} (PORLEV = 10) for falling supply.



DC Programming Specifications

Table 13 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	3.0	=	-	V
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA
V_{ILP}	Input Low Voltage During Programming or Verify	_	_	V_{IL}	V
V _{IHP}	Input High Voltage During Programming or Verify	V _{IH}	=	-	V
	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify ⁽⁸⁾	-	_	0.2	mA
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify ⁽⁸⁾	-	_	1.5	mA
V _{OLV}	Output Low Voltage During Programming or Verify	-	=	Vss + 0.75	V
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 0.9	_	Vdd	V
Flash _{ENPB}	Flash Write Endurance ⁽⁹⁾	50,000	_	_	Cycles
Flash _{DR}	Flash Data Retention ⁽¹⁰⁾	10	20	_	Years

AC Electrical Characteristics

AC Chip Level Specifications

The following tables list guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. AC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units
F _{MAX}	Maximum Operating Frequency ⁽¹¹⁾	24	_	_	MHz
F _{CPU}	Maximum Processing Frequency ⁽¹²⁾	24	_	_	MHz
F _{32K1}	Internal Low Speed Oscillator Frequency	19	32	50	kHz
F _{IMO24}	Internal Main Oscillator Stability for 24 MHz ± 5% ⁽¹³⁾	22.8	24	25.2	MHz
F _{IMO12}	Internal Main Oscillator Stability for 12 MHz ⁽¹³⁾	11.4	12	12.6	MHz
F _{IMO6}	Internal Main Oscillator Stability for 6 MHz ⁽¹³⁾	5.7	6.0	6.3	MHz
DC _{IMO}	Duty Cycle of IMO	40	50	60	%
T _{RAMP}	Supply Ramp Time	0	_	_	μS

- 8. Driving internal pull down resistor.
- 9. Erase/write cycles per block.
- 10. Following maximum Flash write cycles at Tamb = 55C and Tj = 70C
- 11. Vdd = 3.0V and T_J = 85°C, digital clocking functions.
 12. Vdd = 3.0V and T_J = 85°C, CPU speed.
 13. Trimmed for 3.3V operation using factory trim values.

Document Number: 001-12394 Rev. *F

Page 19 of 29



Table 15.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full speed data rate	Average bit rate	12–0.25%	12	12 + 0.25%	MHz
Tdjr1	Receiver data jitter tolerance	To next transition	-18.5	_	18.5	ns
Tdjr2	Receiver data jitter tolerance	To pair transition	-9	_	9	ns
Tudj1	Driver differential jitter	To next transition	-3.5	-	3.5	ns
Tudj2	Driver differential jitter	To pair transition	-4.0	-	4.0	ns
Tfdeop	Source jitter for differential transition	To SE0 transition	-2	-	5	ns
Tfeopt	Source SE0 interval of EOP		160	-	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	_		ns
Tfst	Width of SE0 interval during differential transition			_	14	ns

Table 16.AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time	50 pF	4	_	20	ns
Tf	Transition fall time	50 pF	4	_	20	ns
TR	Rise/fall time matching		90.00	_	111.1	%
Vcrs	Output signal crossover voltage		1.3	_	2.0	V

Document Number: 001-12394 Rev. *F Page 20 of 29



AC General Purpose IO Specifications

Table 17 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO Operating Frequency	Normal Strong Mode, Ports 0, 1	0	-	12	MHz
TRise23	Rise Time, Strong Mode Ports 2, 3	Vdd = 3.3 to 5.5V, 10% - 90%	15	_	80	ns
TRise01	Rise Time, Strong Mode Ports 0, 1	Vdd = 3.3 to 5.5V, 10% - 90%	10	_	50	ns
TFall	Fall Time, Strong Mode All Ports	Vdd = 3.3 to 5.5V, 10% - 90%	10	_	50	ns

GPIO
Pin
Output
Voltage

TRise23
TRise01

Figure 6. GPIO Timing Diagram

AC External Clock Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.750	-	25.2	MHz
-	High Period	20.6	-	5300	ns
_	Low Period	20.6	_	_	ns
_	Power Up IMO to Switch	150	_	-	μS

Document Number: 001-12394 Rev. *F Page 21 of 29




AC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns
T _{FSCLK}	Fall Time of SCLK	1	_	20	ns
T _{SSCLK}	Data Setup Time to Falling Edge of SCLK	40	_	_	ns
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns
F _{SCLK}	Frequency of SCLK	0	_	8	MHz
T _{ERASEB}	Flash Erase Time (Block)	_	_	18	ms
T _{WRITE}	Flash Block Write Time	_	_	25	ms
T _{DSCLK1}	Data Out Delay from Falling Edge of SCLK, Vdd > 3.6V	_	_	60	ns
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK, 3.0V <vdd<3.6v< td=""><td>_</td><td>_</td><td>85</td><td>ns</td></vdd<3.6v<>	_	_	85	ns



AC SPI Specifications

Table 20 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. AC SPI Specifications

Symbol	Description	Min	Тур	Max	Units
F _{SPIM}	Maximum Input Clock Frequency Selection, Master ⁽¹⁴⁾	-	_	12	MHz
F _{SPIS}	Maximum Input Clock Frequency Selection, Slave	-	-	12	MHz
T _{SS}	Width of SS_ Negated Between Transmissions	50	-	_	ns

Notes

14. Output clock frequency is half of input clock rate.




AC I²C Specifications

Table 21 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 21. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description	Standa	d Mode	Fast Mode		Units	
Syllibol	Description	Min	Max	Min	Max	Units	
F _{SCLI2C}	SCL Clock Frequency		100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS	
T _{LOWI2C}	VI2C LOW Period of the SCL Clock		-	1.3	-	μS	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS	
T _{SUSTAI2C}	Setup Time for a Repeated START Condition	4.7	-	0.6	_	μS	
T _{HDDATI2C}	Data Hold Time	0	-	0	-	μS	
T _{SUDATI2C}	DATI2C Data Setup Time		-	100 ⁽¹⁵⁾	_	ns	
T _{SUSTOI2C}	Setup Time for STOP Condition	4.0	-	0.6	_	μS	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	=	μS	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns	

Figure 8. Definition of Timing for Fast/Standard Mode on the I²C Bus



Notes

Document Number: 001-12394 Rev. *F Page 23 of 29

^{15.} A Fast mode I2C bus device can be used in a standard mode I2C bus system, but the requirement t_{SU;DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{max} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the standard mode I2C bus specification) before the SCL line is released.




Package Diagram


This section illustrates the packaging specifications for the enCoRe V USB device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the enCoRe V emulation tools and their dimensions, refer to the development kit.

Packaging Dimensions

0.20 DIA TYP.





TOP VIEW

SIDE VIEW

BOTTOM VIEW

NOTES:


- 1. JEDEC # MD-220
- 2. Package Welght: 0.014g
- 3. DIMENSIONS IN MM, MIN MAX

001-09116 *D

PART NO.	DESCRIPTION				
LG16A	LEAD-FREE				
LD16A	STANDARD				



Figure 10. 32-Pin (5 x 5 x 0.55 mm) QFN





001-42168 *B



Figure 11. 48-Pin (7 x 7 x 0.9 mm) QFN

SIDE VIEW





NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 *C



Thermal Impedances

Table 22. Thermal Impedances per Package

Package	Typical θ_{JA} $^{(16)}$
16 QFN	32.69 °C/W
32 QFN ⁽¹⁷⁾	19.51 °C/W
48 QFN ⁽¹⁷⁾	17.68°C/W

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 23. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature ⁽¹⁸⁾	Maximum Peak Temperature
16 QFN	240°C	260°C
32 QFN	240°C	260°C
48 QFN	240°C	260°C

Ordering Information

Ordering Code	Package Information	Flash	SRAM	No. of GPIOs	Target Applications
CY7C64315-16LKXC	16-Pin QFN (3x3 mm)	16K	1K	11	Mid-tier FS USB dongle, RC-host module
CY7C64315-16LKXCT	16-Pin QFN (Tape and Reel) (3x3 mm)	16K	1K	11	Mid-tier FS USB dongle, RC-host module
CY7C64316-16LKXC	16-Pin QFN (3x3 mm)	32K	2K	11	Hi-end FS USB dongle, RC-host module
CY7C64316-16LKXCT	16-Pin QFN (Tape and Reel) (3x3 mm)	32K	2K	11	Hi-end FS USB dongle, RC-host module
CY7C64345-32LQXC	32-Pin QFN (5x5x0.55 mm)	16K	1K	25	Full-speed USB mouse
CY7C64345-32LQXCT	32-Pin QFN (Tape and Reel) (5x5x0.55 mm)	16K	1K	25	Full-speed USB mouse
CY7C64355-48LTXC	48-Pin QFN (7x7x0.9 mm)	16K	1K	36	Full-speed USB keyboard
CY7C64355-48LTXCT	48-Pin QFN (Tape and Reel) (7x7x0.9 mm)	16K	1K	36	Full-speed USB keyboard
CY7C64356-48LTXC	48-Pin QFN (7x7x0.9 mm)	32K	2K	36	Hi-end FS USB keyboard
CY7C64356-48LTXCT	48-Pin QFN (Tape and Reel) (7x7x0.9 mm)	32K	2K	36	Hi-end FS USB keyboard

Document Number: 001-12394 Rev. *F Page 27 of 29

^{16.} T_J = T_A + Power x θ_{JA}.
17. To achieve the thermal impedance specified for the package, solder the center thermal pad to the PCB ground plane.

^{18.} Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



Document History Page

	Document Title: CY7C6431x, CY7C64345, CY7C6435x, enCoRe™ V Full-Speed USB Controller Document Number: 001-12394						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	626256	TYJ	See ECN	New data sheet.			
*A	735718	TYJ/ARI	See ECN	Filled in TBDs, added new block diagram, and corrected some values. Part numbers updated as per new specifications.			
*B	1120404	ARI	See ECN	Corrected the block diagram and Figure 3, which is the 16-pin enCoRe V device. Corrected the description to pin 29 on Table 2, the Typ/Max values for I _{SB0} on the DC chip-level specifications, the current value for the latch-up current in the Electrical Characteristics section, and corrected the 16 QFN package information in the Thermal Impedance table. Corrected some of the bulleted items on the first page. Added DC Characteristics—USB Interface table. Added AC Characteristics—USB Data Timings table. Added AC Characteristics—USB Driver table. Corrected Flash Write Endurance minimum value in the DC Programming Specifications table. Corrected the Flash Erase Time max value and the Flash Block Write Time max value in the AC Programming Specifications table. Implemented new latest template. Include parameters: Vcrs, Rpu (USB, active), Rpu (USB suspend), Tfdeop, Tfeopr2, Tfeopt, Tfst. Added register map tables. Corrected a value in the DC Chip-Level Specifications table.			
*C	1241024	TYJ/ARI	See ECN	Corrected Idd values in Table 6 - DC Chip-Level Specifications.			
*D	1639963	AESA	See ECN	Post to www.cypress.com			
*E	2138889	TYJ/PYRS	See ECN	Updated Ordering Code table: - Ordering code changed for 32-QFN package: From -32LKXC to -32LTXC - Added a new package type — "LTXC" for 48-QFN - Included Tape and Reel ordering code for 32-QFN and 48-QFN packages Changed active current values at 24, 12 and 6MHz in table "DC Chip-Level Specifications" - IDD24: 2.15 to 3.1mA - IDD12: 1.45 to 2.0mA - IDD6: 1.1 to 1.5mA Added information on using P1[0] and P1[1] as the I2C interface during POR or reset events			
*F	2583853	TYJ/PYRS/ HMT	10/10/08	Converted from Preliminary to Final Added operating voltage ranges with USB ADC resolution changed from 10-bit to 8-bit Rephrased battery monitoring clause in page 1 to include "with external components" Included ADC specifications table Included Voh7, Voh8, Voh9, Voh10 specs Flash data retention – condition added to Note [11] Input leakage spec changed to 25 nA max Under AC Char, Frequency accuracy of ILO corrected GPIO rise time for ports 0,1 and ports 2,3 made common AC Programming specifications updated Included AC Programming cycle timing diagram AC SPI specification updated Spec change for 32-QFN package Input Leakage Current maximum value changed to 1 µA Updated V _{OHV} parameter in Table 13 Updated thermal impedances for the packages Update Development Tools, add Designing with PSoC Designer. Edit, fix links and table format. Update TMs.			

Document Number: 001-12394 Rev. *F Page 28 of 29



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12394 Rev. *F

Revised October 7, 2008

Page 29 of 29