


5V/3.3V 128K X 8 CMOS SRAM (Revolutionary pinout)

Features


- AS7C1025A (5V version)
- AS7C31025A (3.3V version)
- Industrial and commercial temperatures
- Organization: 131,072 x 8 bits
- High speed
 - 10/10/12/15/20 ns address access time
 - 3/3/4/5 ns output enable access time
- Low power consumption: ACTIVE
 - 660 mW (AS7C1025A) / max @ 10 ns (5V)
 - 324 mW (AS7C31025A) / max @ 10 ns (3.3V)
- Low power consumption: STANDBY
 - 55 mW (AS7C1025A) / max CMOS (5V)
 - 36 mW (AS7C31025A) / max CMOS (3.3V)

Logic block diagram



- Latest 6T 0.25u CMOS technology
- 2.0V data retention
- Easy memory expansion with $\overline{\text{CE}}$, $\overline{\text{OE}}$ inputs
- Center power and ground
- TTL/LVTTL-compatible, three-state I/O
- JEDEC-standard packages
- 32-pin, 300 mil SOJ
- 32-pin, 400 mil SOJ
- 32-pin, TSOP II
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Pin arrangement



Selection guide

		AS7C1025A-10 AS7C31025A-10	AS7C1025A-12 AS7C31025A-12	AS7C1025A-15 AS7C31025A-15	AS7C1025A-20 AS7C31025A-20	Unit
Maximum address access time		10	12	15	20	ns
Maximum output enable access time		3	3	4	5	ns
Maximum	AS7C1025A	120	110	100	100	mA
operating current	AS7C31025A	90	80	80	80	mA
Maximum	AS7C1025A	10	10	10	15	mA
CMOS standby current	AS7C31025A	10	10	10	15	mA

P. 2 of 8



Functional description

The AS7C1025A and AS7C31025A are high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as 131,072 x 8 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 3/3/4/5 ns are ideal for high-performance applications. The chip enable input \overline{CE} permits easy memory and expansion with multiple-bank memory systems.

When $\overline{\text{CE}}$ is high the devices enter standby mode. The standard AS7C1025A is guaranteed not to exceed 55 mW power consumption in standby mode. Both devices also offer 2.0V data retention.

A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CE}) . Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}) .

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}) , with write enable (\overline{WE}) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply (AS7C1025A) or 3.3V supply (AS7C31025A). The AS7C1025A and AS7C31025A are packaged in common industry standard packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V_{CC} relative to GND	AS7C1025A	V _{t1}	-0.50	+7.0	V
voltage on v _{CC} relative to GIVD	AS7C31025A	V _{t1}	-0.50	+5.0	V
Voltage on any pin relative to GND		V _{t2}	-0.50	V _{CC} + 0.5	V
Power dissipation		P_{D}	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Ambient temperature with V _{CC} applied		T _{bias}	-55	+125	°C
DC current into outputs (low)		I_{OUT}	_	20	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	X	X	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	High Z	Output disable (I _{CC})
L	Н	L	$\mathrm{D}_{\mathrm{OUT}}$	Read (I _{CC})
L	L	X	D_{IN}	Write (I _{CC})

Key: X = Don't Care, L = Low, H = High



Recommended operating conditions

Parameter	Device	Symbol	Min	Nominal	Max	Unit
Supply voltage	AS7C1025A	V _{CC}	4.5	5.0	5.5	V
Supply voltage	AS7C31025A	V _{CC}	3.0	3.3	3.6	V
	AS7C1025A	V _{IH}	2.2	-	$V_{CC} + 0.5$	V
Input voltage	AS7C31025A	V _{IH}	2.0	_	$V_{CC} + 0.5$	V
	Both	v_{IL}^{\dagger}	-0.5	_	0.8	V
Ambient operating temperature	commercial	T_A	0	-	70	°C
Ambient operating temperature	industrial	T_A	-40	-	85	°C

 $T_{V_{IL}}$ min. = -3.0V for pulse width less than $t_{RC}/2$.

DC operating characteristics (over the operating range) I

			-10		-12		-1	15	-20			
Parameter	Sym	Test conditions	Device	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max$, $V_{IN} = GND$ to V_{CC}	Both	_	1	_	1	_	1	_	1	μА
Output leakage current	I _{LO}	$V_{CC} = Max, \overline{CE} = V_{IH}, V_{out} = GND$ to V_{CC}	Both	_	1	_	1	_	1	_	1	μА
Operating	perating		AS7C1025A	-	120	1	110	-	100	-	100	
power supply current	Supply I_{CC} $CE = V_{IL}$, $f = f_{Max}$, I_{OU}	$\overline{\text{CE}} = V_{\text{IL}}, f = f_{\text{Max}}, I_{\text{OUT}} = 0 \text{ mA}$	AS7C31025A	-	90	-	80	-	80	-	80	mA
Standby	т	$\overline{\text{CE}} = V_{\text{IH}}, f = f_{\text{Max}}, f_{\text{OUT}} = 0$	AS7C1025A	_	30	-	25	_	20	-	20	mA
power	I_{SB}	CE - V _{IH} , I - I _{Max} , I _{OUT} - 0	AS7C31025A	_	30	_	25	_	20	-	20	
supply	T	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, \text{V}_{\text{IN}} \le 0.2 \text{V or V}_{\text{IN}}$	AS7C1025A	_	10	_	10	_	10	-	15	mA
current ¹	I_{SB1}	\geq V _{CC} -0.2V, f = 0, f _{OUT} = 0	AS7C31025A	-	10	_	10	-	10	-	15	ША
Output	V_{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	AS7C1025A	-	.04	_	0.4	_	0.4	-	0.4	V
voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	AS7C31025A	2.4		2.4	-	2.4	-	2.4	_	V
D		$V_{CC} = 2.0V$	AS7C1025A	_	1	_	1	_	1		5	mA
Data retention current	I _{CCDR}	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or }$ $V_{IN} \le 0.2V$	AS7C31025A	-	1	-	1	-	1	-	5	mA

Capacitance (f = 1 MHz, $T_a = 25$ °C, $V_{CC} = NOMINAL$)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN}	A, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF




Read cycle (over the operating range)^{3,9}

		-1	.0	-12 -15		15	-2	20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	10	_	12	_	15	_	20	_	ns	
Address access time	t _{AA}	_	10	-	12	_	15	_	20	ns	3
Chip enable $(\overline{\text{CE}})$ access time	t _{ACE}	_	10	_	12	_	15	_	20	ns	3
Output enable (OE) access time	t _{OE}	_	3	_	3	_	4	_	5	ns	
Output hold from address change	t _{OH}	2	_	3	_	3	_	3	_	ns	5
CE Low to output in low Z	t_{CLZ}	0	-	0	_	0	-	0	-	ns	4, 5
CE Low to output in high Z	t _{CHZ}	_	3	-	3	-	4	-	5	ns	4, 5
OE Low to output in low Z	t _{OLZ}	0	_	0	_	0	-	0	_	ns	4, 5
OE High to output in high Z	t _{OHZ}	_	3	-	3	-	4	-	5	ns	4, 5
Power up time	t _{PU}	0	_	0	_	0	_	0	_	ns	4, 5
Power down time	t _{PD}	_	10	Ī	12	-	15	Ī	20	ns	4, 5


Key to switching waveforms

Rising input Falling input Undefined/don't care

Read waveform 1 (address controlled) 3,6,7,9



Read waveform 2 ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ controlled)^{3,6,8,9}







Write cycle (over the operating range) II

		-1	-10		-12		-15		20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	10		12	_	15	_	20	_	ns	
Chip enable (\overline{CE}) to write end	t _{CW}	8		10	_	12	_	12	_	ns	
Address setup to write end	t _{AW}	8		9	_	10	_	12	_	ns	
Address setup time	t _{AS}	0		0	_	0	_	0	_	ns	
Write pulse width	t _{WP}	7		8	_	9	_	12	_	ns	
Address hold from end of write	t _{AH}	0		0	_	0	_	0	_	ns	
Data valid to write end	t _{DW}	5		6	_	8	_	10	_	ns	
Data hold time	t _{DH}	0		0	_	0	_	0	_	ns	4, 5
Write enable to output in high Z	t _{WZ}		6	_	6	_	6	_	8	ns	4, 5
Output active from write end	t _{OW}	1		1	_	1	_	2	_	ns	4, 5

Write waveform 1 ($\overline{\text{WE}}$ controlled)^{10,11}



Write waveform 2 ($\overline{\text{CE}}$ controlled)^{10,11}






Data retention characteristics (over the operating range)


Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V_{DR}	V - 2.0V	2.0	_	V
Data retention current	I _{CCDR}	$V_{CC} = 2.0V$	-	500	μΑ
Chip enable to data retention time	t _{CDR}	$\overline{CE} \ge V_{CC} - 0.2V$	0	-	ns
Operation recovery time	t_R	$V_{IN} \ge V_{CC} - 0.2 V$ or $V_{IN} \le 0.2 V$	t _{RC}	-	ns
Input leakage current	I _{LI}	, IN = 0.5 i	-	1	μΑ

Data retention waveform



AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



Thevenin equivalent:




Figure C: 3.3V Output load


Notes

- During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- This parameter is sampled, but not 100% tested.
- For test conditions, see AC Test Conditions, Figures A, B, and C. 3
- t_{CLZ} and t_{CHZ} are specified with CL = 5pF, as in Figure C. Transition is measured $\pm 500 \text{mV}$ from steady-state voltage.
- This parameter is guaranteed, but not 100% tested.
- WE is High for read cycle. 6
- 7 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are Low for read cycle.
- Address valid prior to or coincident with $\overline{\text{CE}}$ transition Low. 8
- All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be High during address transitions. Either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 NA.
- 13 C=30pF, except all high Z and low Z parameters, where C=5pF.




Package dimensions

32-pin TSOP II



	32-pin TSC	OP II (mm)			
Symbol	Min	Max			
A	_	1.2			
A1	0.05	0.15			
b	0.3	0.52			
С	0.12	0.21			
D	20.82	21.08			
E1	10.03	10.29			
E	11.56	11.96			
e	1.27	BSC			
L	0.40	0.60			
ZD	0.95 REF.				
α	0°	5°			





	32-pi 300	n SOJ mil	32-pin SOJ 400 mil		
Symbol	Min	Max	Min	Max	
A	-	0.145	-	0.145	
A1	0.025	-	0.025	-	
A2	0.086	0.105	0.086	0.115	
В	0.026	0.032	0.026	0.032	
b	0.014	0.020	0.015	0.020	
С	0.006	0.013	0.007	0.013	
D	0.820	0.830	0.820	0.830	
E	0.250	0.275	0.360	0.380	
E1	0.292	0.305	0.395	0.405	
E2	0.330	0.340	0.435	0.445	
e	0.050) BSC	0.050) BSC	



Ordering codes

Package \ Access time	Voltage	Temperature	10 ns	12 ns	15 ns	20 ns
	5V	Commercial	AS7C1025A-10TC	AS7C1025A-12TC	AS7C1025A-15TC	AS7C1025A-20TC
TSOP II	3 4	Industrial	AS7C1025A-10TI	AS7C1025A-12TI	AS7C1025A-15TI	AS7C1025A-20TI
130111	3.3V	Commercial	AS7C31025A-10TC	AS7C31025A-12TC	AS7C31025A-15TC	AS7C31025A-20TC
		Industrial	AS7C31025A-10TI	AS7C31025A-12TI	AS7C31025A-15TI	AS7C31025A-20TI
	5V	Commercial	AS7C1025A-10TJC	AS7C1025A-12TJC	AS7C1025A-15TJC	AS7C1025A-20TJC
300-mil SOJ	3 4	Industrial	AS7C1025A-10TJI	AS7C1025A-12TJI	AS7C1025A-15TJI	AS7C1025A-20TJI
300-11111 30)	3.3V	Commercial	AS7C31025A-10TJC	AS7C31025A-12TJC	AS7C31025A-15TJC	AS7C31025A-20TJC
	3.3 V	Industrial	AS7C31025A-10TJI	AS7C31025A-12TJI	AS7C31025A-15TJI	AS7C31025A-20TJI
	5V	Commercial	AS7C1025A-10JC	AS7C1025A-12JC	AS7C1025A-15JC	AS7C1025A-20JC
400-mil SOJ	5 V	Industrial	AS7C1025A-10JI	AS7C1025A-12JI	AS7C1025A-15JI	AS7C1025A-20JI
700-IIII 3OJ	3.3V	Commercial	AS7C31025A-10JC	AS7C31025A-12JC	AS7C31025A-15JC	AS7C31025A-20JC
3.3 V		Industrial	AS7C31025A-10JI	AS7C31025A-12JI	AS7C31025A-15JI	AS7C31025A-20JI

Part numbering system

AS7C	X	1025	-XX	X	X
SRAM prefix	Blank=5V CMOS 3=3.3V CMOS	Device number	Access time		Temperature range C = Commercial, 0°C to 70°C I = Industrial, -40°C to 85°C

2/6/01; V.0.9 Alliance Semiconductor P. 8 of 8

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.