

#### **Features**

- ESD Protect for 1 Line with Unidirectional
- Provide ESD protection for a line to
   IEC 61000-4-2 (ESD) ±30kV (air / contact)
   IEC 61000-4-4 (EFT) 80A (5/50ns)
   IEC 61000-4-5 (Lightning) 150A (8/20μs)
- Suitable for, 10V and below, operating voltage applications
- 2.0mm x 2.0mm DFN package saves board space
- Protect one I/O line or one power line
- Fast turn-on and low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- Green part

#### **Applications**

- Power Line Protection
- USB Power Delivery
- Cellular Handsets and Accessories
- Small Panel Modules
- Power Mangement System
- Control Line Protection
- Portable Devices
- Touch Panels
- Notebooks and Handhelds
- Peripherals


#### **Description**

AZ4310-01F is a design which includes a unidirectional surge rated clamping cell to protect one power line, or one control line, or one low speed data line in an electronic system. The AZ4310-01F has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage damage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), Lightning, and Cable Discharge Event (CDE).

AZ4310-01F is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream components.

AZ4310-01F may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (±15kV air, ±8kV contact discharge).

# Circuit Diagram / Pin Configuration





#### **SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	SYMBOL	RATING	UNITS	
Book Bulge Current (th. 9/2000)	I <sub>PP-1</sub> (Note 1)	150	А	
Peak Pulse Current (tp=8/20μs)	I <sub>PP-2</sub> (Note 2)	85		
Operating Supply Voltage (pin-1 to pin-2)	$V_{DC}$	11	٧	
pin-1 to pin-2 ESD per IEC 61000-4-2 (Air)	V <sub>ESD-1</sub>	±30	kV	
pin-1 to pin-2 ESD per IEC 61000-4-2 (Contact)	$V_{ESD-2}$	±30		
Lead Soldering Temperature	T <sub>SOL</sub>	260 (10 sec.)	°C	
Operating Temperature	T <sub>OP</sub>	-55 to +85	°C	
Storage Temperature	T <sub>STO</sub>	-55 to +150	°C	

ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MINI	TYP	MAX	UNITS
Reverse Stand-Off	$V_{RWM}$	pin-1 to pin-2, T = 25 °C.			10	V
Voltage	* LIANINI	pii 1 to pii 2, 1 = 20 ° 0.				,
Reverse Leakage	l <sub>Leak</sub>	$V_{RWM} = 10V, T = 25  {}^{\circ}C,$			1.0	μΑ
Current	'Leak	pin-1 to pin-2.			1.0	μΑ
Reverse Breakdown	$V_{BV}$	$I_{BV} = 1$ mA, T = 25 °C, pin-1 to	11.2		14.2	V
Voltage	<b>v</b> BV	pin-2.	11.2		14.2	'
Forward Voltage	$V_{F}$	$I_F = 15 \text{mA}, T = 25 ^{\circ}\text{C}, \text{ pin-2 to}$	0.5		1.2	V
Forward voitage VF		pin-1.	0.5		1.2	V
Surge Clamping	$V_{CL ext{-surge}}$	I <sub>PP</sub> = 150A, tp= 8/20μs, pin-1 to		23		V
Voltage (Note 1)	<b>V</b> GL-surge	pin-2, T = 25 °C.		20		
ESD Clamping		IEC 61000-4-2 +8kV (I <sub>TLP</sub> =				
Voltage (Note 3)	$V_{clamp}$	16A), T=25 °C, Contact mode,		13		V
Voltage (Note 3)		pin-1 to pin-2.				
ESD Dynamic		IEC 61000-4-2 0~+8kV,				
Turn-on Resistance	$R_{\text{dynamic}}$	Contact mode, pin-1 to pin-2,		0.03		Ω
Turr-on nesistance		T=25 °C.				
Channel Input	C	$V_R = 0V, f = 1MHz, T=25 {}^{\circ}C,$	0.95		1.2	nF
Capacitance C <sub>IN</sub>		pin-1 to pin-2.		0.90   1.2		111

Note 1: The Peak Pulse Current measured conditions: tp =8/20µs, 2 ohm source impedance.


TLP conditions:  $Z_0 = 50\Omega$ , tp= 100ns, tr= 1ns.


Note 2: The Peak Pulse Current measured conditions: tp = $8/20\mu$ s, 42 ohm source impedance.


Note 3: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.




## **Typical Characteristics**











#### **Applications**

The AZ4310-01F is designed to protect one line against system ESD/EFT/Lightning pulses by clamping them to an acceptable reference.

The usage of the AZ4310-01F is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected at pin 1. The pin 2 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ4310-01F should be kept as short as possible to minimize parasitic inductance in the board traces.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical. Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ4310-01F.
- Place the AZ4310-01F near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.




Fig. 1



Fig. 2 shows another simplified example of using AZ4310-01F to protect the control lines, low

speed data lines, and power lines from ESD transient stress.






Fig. 2




#### **Mechanical Details**

## DFN2020P2E PACKAGE DIAGRAMS








TOP VIEW

**BOTTOM VIEW** 




SIDE VIEW

## **Land Layout**




Symbol	Millimeters				
	MIN	NOM	MAX		
Α	0.45	0.50	0.55		
<b>A</b> 1	•	0.02	0.05		
b	1.55	1.60	1.65		
С	0.10	0.15	0.20		
D	1.90	2.00	2.10		
е	1.20BSC				
Е	1.90	2.00	2.10		
L	0.35	0.40	0.45		
R	0.20	0.25 0.30			



#### Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

#### **MARKING CODE**



31 = Device Code X = Date Code ; Y = Control Code

Part Number	Marking Code		
AZ4310-01F.R7G	31		
(Green Part)	XY		

Note. Green means Pb-free, RoHS, and Halogen free compliant.

## **Ordering Information**

	PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
ĺ	AZ4310-01F.R7G	Green	T/R	7 inch	3,000/reel	4  reels = 12,000/box	6 boxes = 72,000/carton

## **Revision History**

110110101111101019			
Revision	Modification Description		
Revision 2016/12/23	Preliminary Release.		
Revision 2017/05/15	Formal Release.		