

#### **DATASHEET**

#### **Description**


The 552-02S is a low skew, single-input to eight- output clock buffer. The device offers a dual input with pin select for switching between two clock sources. It has best in class Additive Phase Jitter of sub 50fsec

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.

#### **Features**


- Low RMS Additive Phase Jitter: 50fs
- Low output skew: 50ps
- Operating Voltages of 1.8V to 3.3V
- Packaged in 16-pin TSSOP and 16-pin VFQFN, Pb-free
- Input clock multiplexer simplifies clock selection
- Output Enable pin tri-states outputs
- Input/Output clock frequency up to 200 MHz
- Low power CMOS technology
- 3.3V tolerant inputs
- Extended temperature (-40°C to +105°C)


#### **Block Diagram**





#### **Pin Assignments**





## **Input Source Select**

SELA	Input
0	INB
1	INA

#### **Pin Descriptions**

Pin	Pin	Pin	Pin Description
Number	Name	Type	
1	OE	Input	Output Enable. Tri-states outputs when low. Internal pull-up resistor.
2	VDD	Power	Connect to +1.8V, +2.5V or +3.3V. Must be the same as pin 15.
3	Q0	Output	Clock Output 0.
4	Q1	Output	Clock Output 1.
5	Q2	Output	Clock Output 2.
6	Q3	Output	Clock Output 3.
7	GND	Power	Connect to ground.
8	INB	Input	Clock Input B. 3.3V tolerant.
9	INA	Input	Clock Input A. 3.3V tolerant.
10	GND	Power	Connect to ground.
11	Q4	Output	Clock Output 4.
12	Q5	Output	Clock Output 5.
13	Q6	Output	Clock Output 6.
14	Q7	Output	Clock Output 7.
15	VDD	Power	Connect to +1.8V, +2.5V or +3.3V. Must be the same as pin 2.
16	SELA	Input	Selects either INA or INB. Internal pull-up resistor.

# **External Components**

A minimum number of external components are required for proper operation. Decoupling capacitors of 0.01  $\mu$ F should be connected between VDD on pin 2 and GND on pin 7, and between VDD on pin 15 and GND on pin 10, as close to the device as possible. A 33  $\Omega$  series terminating resistor should be used on each clock output if the trace is longer than 1 inch.

To achieve the low output skews that the 552-02S is capable of, careful attention must be paid to board layout. Essentially, all 8 outputs must have identical terminations, identical loads, and identical trace geometries. If they do not, the output skew will be degraded. For example, using a  $30\Omega$  series termination on one output (with  $33\Omega$  on the others) will cause at least 15ps of skew.



#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 552-02S. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

ltem	Rating
Supply Voltage, VDD	3.465V
All Inputs and Outputs	-0.5 V to 3.465V
Ambient Operating Temperature, Extended	-40 to +105°C
Storage Temperature	-65 to +150 °C
Junction Temperature	175 °C
Soldering Temperature	260 °C

#### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature, Extended	-40	-	+105	°C
Power Supply Voltage (measured in respect to GND)	+1.71		+3.465	V



#### **DC Electrical Characteristics**

VDD=1.8 V ±5%, Ambient temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71		1.89	V
Input High Voltage, INA, INB	V <sub>IH</sub>	Note 1	0.7xVDD		1.89	V
Input Low Voltage, INA, INB	V <sub>IL</sub>	Note 1			0.3xVDD	V
Input High Voltage, OE, SELA	V <sub>IH</sub>		0.7xVDD		VDD	V
Input Low Voltage, OE, SELA	V <sub>IL</sub>				0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -10 mA	1.3			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 10 mA			0.35	V
Operating Supply Current	IDD	No load, 135 MHz		32		mA

#### VDD=2.5 V ±5%, Ambient temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Input High Voltage, INA, INB	V <sub>IH</sub>	Note 1	0.7xVDD		2.625	V
Input Low Voltage, INA, INB	V <sub>IL</sub>	Note 1			0.3xVDD	V
Input High Voltage, OE, SELA	V <sub>IH</sub>		0.7xVDD		VDD	V
Input Low Voltage, OE, SELA	V <sub>IL</sub>				0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	1.8			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 16 mA			0.5	V
Operating Supply Current	IDD	No load, 135 MHz		43		mA

### VDD=3.3 V ±5%, Ambient temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.135		3.465	V
Input High Voltage, INA, INB	V <sub>IH</sub>	Note 1	0.7xVDD		3.465	V
Input Low Voltage, INA, INB	V <sub>IL</sub>	Note 1			0.3xVDD	V
Input High Voltage, OE, SELA	V <sub>IH</sub>		0.7xVDD		VDD	V
Input Low Voltage, OE, SELA	V <sub>IL</sub>				0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -25 mA	2.2			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OH</sub> = 25 mA			0.7	V
Operating Supply Current	IDD	No load, 135 MHz		55		mA



#### **AC Electrical Characteristics**

#### **VDD = 1.8V ±5%**, Ambient Temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.36 to 1.44 V, C <sub>L</sub> =5 pF		1	1.5	ns
Output Fall Time	t <sub>OF</sub>	1.44 to 0.36 V, C <sub>L</sub> =5 pF		1	1.5	ns
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms
Propagation Delay	Note 1	135MHz	2	2.5	3	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12KHz-20MHz		50	65	ps
Output to output skew	Note 2	Rising edges at VDD/2		0	65	ps
Input A to Input B skew	Note 3			0	50	ps

#### **VDD = 2.5V ±5%**, Ambient Temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.5 to 2.0 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.5 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms
Propagation Delay	Note 1	135MHz	2	2.7	3.5	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12KHz-20MHz		50	65	ps
Output to output skew	Note 2	Rising edges at VDD/2		0	65	ps
Input A to Input B skew	Note 3			0	50	ps

### **VDD = 3.3V ±5%**, Ambient Temperature -40°C to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.66 to 2.64 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Output Fall Time	t <sub>OF</sub>	2.64 to 0.66 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms
Propagation Delay	Note 1	135MHz	2	2.5	3	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12KHz-20MHz		50	65	ps
Output to output skew	Note 2	Rising edges at VDD/2		0	65	ps
Input A to Input B skew	Note 3			0	50	ps


#### Notes:

- With rail-to-rail input clock.

- 2. Between any two outputs with equal loading.
  3. Propagation delay matching through the part.
  4. Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.




## Package Outline and Dimensions (16-pin VFQFN)






# Package Outline and Dimensions, cont. (16-pin VFQFN)





### Package Outline and Dimensions (16-pin TSSOP)






# Package Outline and Dimensions (16-pin TSSOP), cont.

DATE         REVISIONS           CREATED         REV         DESCRIPTION         AUTHOR           ACT AND ALL RES IN         T. MILL	03 ADDED TOPMARK TO TITLE	10/14/04 05 ADD "GREEN" PGG NOMENCLATURE TU VU	OZ ADD TOLERANCE FOR A, A1, E AND b OZ ADD OPTION TI	OTE: REFER TO DCP FOR OFFICIAL RELEASE DATE	PG/PGG24 PG/PGG28	JEDEC VARIATION	AD TO AE	NOM MAX = MIN NOM MAX	5 1.10 1.20 85 1.10 1.20	1.00 1.05 .80 1.00	7.70 7.80 7.90 4.5 9.60 9.70 9.80 4.5 6.20 6.40 6.60 3 6.20 6.40 6.60 3	4.40 4.50 4,6 4.30 4.40 4.50	25 BSC 36. DSB 26.	9 .25 .30 .19 .25 .30	.22 .251922	1	- 01.	24 28				ZOF		0		20	+	0 4,6			TOLERANCES  TOLERANCES UNLESS SPECIFIED DECIMAL AMOULAR  Sonto Groc, CA 95054 NOTA THE SONTO GROC, CA 95054 NOTA THE SONTO GROC, CA 95054	WWW.IDT.com	FO UK FA IOFMARK CODE) 4.4 mm BODY WIDTH TSSOP .65 mm PITCH SIZE   DRAWNO NO.   REV	PSC-4056 T scale DRAWING SHEET 2
							<u></u>	+	Si   Si	8.	4,5 7.70 3 6.20	4,6 4.30		.19	.19	<u>'</u>	<u> </u>	_	OPTION T1	PGG14T1	INCITAIC	TAILOIN T	M MAX	0 1.20		0 1.05	+	0 4.50	25 .30	.20	100			
					50		T	+	1.20	1.05	6.60	T		.30	.25	e.	ę.		유	BG	INCITAIGN/ CARION	EDEC VARIA AB-1		1.10	H	00.1	+	0 4.40 .65 BSC	.25	-	1 - 4			
					PG/PGG20	JEDEC VARIATION	H	+	01.10	+	6.50 6	+	.65 BSC	.25	.22	-	$\dashv$	20				5 ≻≖#	N.	06.	$\vdash$	AZ - A	-	E1 4.30 e	b1. 19	o.	Ppp qqq N			
						JEDEC \	H	+	& 5		6.40	+	.65	.19	.19	1	-							_					- -					
						z		+	+		3 4,5	4,6				1	+	=																
					16	z	2	MAX,	1.20	1.05	5.10	4.50		.30	.25	₽.	e.										JDE	0						
					PG/PGG16	JEDEC VARIATION	P P	+	01.10	1	5.00	+	.65 BSC	.25	.22	1	1	16								URRS.	n PER S	NTERLEA			ABLE SION LOWER			53,
						JEDEC	H	+	ا ا	$\vdash$	4.90	+	9.	19	.19	1	1			,	1884	TO BE DETERMINED AT DATUM PLANE [-H-			+	PROTRUSIONS OR GATE BURRS.	.15 mn	SIONS. II	WITHIN		ALLOW DIMENS ON THE	ETWEEN		N M0-1
						z		+			3,45	4,6						7		777	MC.411	UM PLAY	Γ.	ı,	M PLANE	IONS OF	EXCEED	PROTRU R SIDE	LOCATED		Trusion o width ocated	LEAD B		ISTRATIO
					314	TION	241	WAX	1.20	1.05	5.10	4.50		.30	.25	e.	9.			1	IO ASME TI4.3M-1994	AT DAT	1		AT DATUM PLANEH_	ROTRUS	IL NOT	SH OR mm PE	MUST BE LOCATED WITHIN		JAR PRO THE LE/ OT BE L	ᅊ雅		95 REG
					PG/PGG14	VARIATIC	AB-1	WOW ;	5 5	1.00	5.00	+	.65 BSC	.25	.22	,	1	14				RMINED	2	₹ 1		'LASH, F	RS SH	EAD FL/	BUT MU		DE DAME	SECTION		CATION
						JEDEC VARIAT	H	+	8 8 8	8.	4.90		9.		.19	1	1			9		BE DETE	AT CEA	A SEA	E DETER	MOLD	ATE BUF	E INTERI	PTIONAL		T INCLUE IN EXCE DAMBA	E FLAT S	ERS	EC PUBL
						z		$\pm$			3 4,5	1						Ħ			JEERANC			KMINED	R 70 B	NCLUDE	IS OR (	INCLUD SHALL N	ER IS 0		DES NO 08 mm NDITION	문 문 전	AILLIMET	TO JED AC, AD
					38	z	2	WAX	1.20	1.05	3.10	4.50		.30	.25	은.	₽.			1	AND I	<u>₽</u>	1	7 7 1	D E1 AF	S NOT I	TRUSION	ES NOT	IDENTIFII FD	3	ISION DO ON IS .	S APPLY FROM 1	RE IN	IFORMS -1, AB,
					PG/PGG8	JEDEC VARIATION	*	MON ;	01.10	+	3.00	+	.65 BSC	.25	.22	,	1	<b>∞</b>			SIONING	-A-	5	2	IS D AN	1 D DOE	SH, PRO	PROTRI	PIN 1		TH DIMENSING THE F	ENSION: 25 mm	SIONS A	AA, AB-
						JEDEC	H	+	S   S		2.90	+	9	19	.19	1	1		NOTES:		ALL DIMENSIONING AND TOLERANCING CONFORM	DATUMS -A- AND -B-	ONVENCION C TO DE DETERMINED AT SEATING DIANE	IMENSIOL	DIMENSIONS D AND E1 ARE TO BE DETERMINED	DIMENSION D DOES NOT INCLUDE MOLD FLASH,	OLD FLA	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE	DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT THE ZONE INDICATED	III ZON	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in Excess of the Lead Width Dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot	THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN O AND O mm FROM THE LEAD TIP	ALL DIMENSIONS ARE IN MILLIMETERS	THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE
						ω≻:	EMO	+	۷ <del>۲</del>	-	οш	$\vdash$	Φ		D1	000	qqq	z	Z	-	<	<u>□</u>			▫	□		au ⊘	ō≓		<b>⊘</b>	€.		
																						7	`	7	7	7		7	7		7	7	10	=



## Package Outline and Dimensions (16-pin TSSOP), cont.






#### **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
552-02SPGGI		Tubes	16-pin TSSOP	-40°C to +105°C
552-02SPGGI8	TBD	Tape and Reel	16-pin TSSOP	-40°C to +105°C
552-02SCMGI	160	Tubes	16-pin VFQFN	-40°C to +105°C
552-02SCMGI8		Tape and Reel	16-pin VFQFN	-40°C to +105°C

<sup>&</sup>quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

#### **Marking Diagrams**





16-pin QFN

#### Notes:

- 1. "\*\*" is the lot sequence.
- 2. "YYWW" or "Y" is the last digit(s) of the year and week that the part was assembled.
- 3. "\$" denotes the mark code.
- 4. "LOT" denotes lot number.
- 5. "G" after the two-letter package code denotes RoHS compliant package.
- 6. "I" denotes extended temperature range device.
- 7. Bottom marking: country of origin (TSSOP only).

## **Revision History**

Rev.	Date	Originator	Description of Change
В	04/18/17	C.P.	<ol> <li>Replaced package outline drawings with latest CMG16 and PGG16 versions.</li> <li>Updated legal disclaimer.</li> </ol>
Α	07/11/16	H.G.	Release to final.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

**Tech Support** 

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit <a href="www.idt.com/go/glossary">www.idt.com/go/glossary</a>. Integrated Device Technology, Inc.. All rights reserved.