





- ▼ Simple Drive Requirement
- ▼ SO-8 Compatible with Heatsink
- ▼ Low On-resistance
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	40V
$R_{DS(ON)}$	2.9mΩ
I_D	130A



Description

AP2RA04 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6 package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.

Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C=25^\circ\text{C}$	Drain Current (Chip), $V_{GS} @ 10\text{V}$	130	A
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	32.5	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	26	A
I_{DM}	Pulsed Drain Current ¹	250	A
$P_D @ T_C=25^\circ\text{C}$	Total Power Dissipation	83.3	W
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	5	W
E_{AS}	Single Pulse Avalanche Energy ⁴	28.8	mJ
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
R_{thj-c}	Maximum Thermal Resistance, Junction-case	1.5	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	°C/W



AP2RA04GMT-HF

Electrical Characteristics@ $T_j=25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	40	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=20A$	-	-	2.9	$m\Omega$
		$V_{GS}=4.5V, I_D=20A$	-	-	4.6	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1	-	3	V
g_f	Forward Transconductance	$V_{DS}=10V, I_D=20A$	-	80	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=40V, V_{GS}=0V$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_D=20A$	-	26	42	nC
Q_{gs}	Gate-Source Charge		-	6	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	14	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=20V$	-	10.5	-	ns
t_r	Rise Time	$I_D=1A$	-	8	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	27	-	ns
t_f	Fall Time	$V_{GS}=10V$	-	52	-	ns
C_{iss}	Input Capacitance	$V_{GS}=0V$	-	2800	4500	pF
C_{oss}	Output Capacitance		-	615	-	pF
C_{rss}	Reverse Transfer Capacitance		-	190	-	pF
R_g	Gate Resistance	$f=1.0MHz$	-	1.6	3.2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=20A, V_{GS}=0V$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_S=10A, V_{GS}=0V,$ $dI/dt=100A/\mu s$	-	41	-	ns
Q_{rr}	Reverse Recovery Charge		-	49	-	nC

Notes:

1. Pulse width limited by Max. junction temperature
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10sec$, $60^\circ C/W$ at steady state.
4. Starting $T_j=25^\circ C$, $V_{DD}=25V$, $L=0.1mH$, $R_G=25\Omega$, $I_{AS}=24A$.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature







Fig 9. Maximum Safe Operating Area

Fig 10. Effective Transient Thermal Impedance





Fig 11. Switching Time Waveform

Fig 12. Gate Charge Waveform



MARKING INFORMATION

