


DMOS driver for 3-phase brushless DC motor

Datasheet - production data



Features

- Operating supply voltage from 8 to 52 V
- 2.8 A output peak current (1.4 A DC)
- R_{DS(ON)} 0.73 Ω typ. value at T_i = 25 °C
- · Operating frequency up to 100 KHz
- Non-dissipative overcurrent detection and protection
- Diagnostic output
- Constant t_{OFF} PWM current controller
- · Slow decay synchr. rectification
- 60° and 120° hall effect decoding logic
- Brake function
- Tachometer output for speed loop
- Cross conduction protection

- Thermal shutdown
- Undervoltage lockout
- · Integrated fast freewheeling diodes

Description

The L6229 is a DMOS fully integrated 3-phase motor driver with overcurrent protection.

Realized in BCD technology, the device combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip.

The device includes all the circuitry needed to drive a 3-phase BLDC motor including: a 3-phase DMOS bridge, a constant off time PWM current controller and the decoding logic for single ended hall sensors that generates the required sequence for the power stage.

Available in PowerSO36 and SO24 (20 + 2 + 2) packages, the L6229 features a non-dissipative overcurrent protection on the high-side power MOSFETs and thermal shutdown.

Table 1. Order codes

Part number	Package
L6229DP	PowerSO36
L6229D	SO24

Contents L6229

Contents

1	Block diagram	. 3
2	Maximum ratings	. 4
3	Pin connections	. 6
4	Electrical characteristics	. 8
5	Circuit description 5.1 Power stages and charge pump 5.2 Logic inputs	.11
6	PWM current control	13
7	Slow decay mode	17
8	Decoding logic	18
9	Tachometer	20
10	Non-dissipative overcurrent detection and protection	22
11	Application information	25
	11.1 Output current capability and IC power dissipation	26
	11.2 Thermal management	27
12	Package information	29
	12.1 PowerSO36 package information	29
	12.2 SO24 package information	31
13	Revision history	32



L6229 Block diagram

1 Block diagram

 VS_A ρ V_{BOOT} VBOOT CHARGE PUMP THERMAL VCP PROTECTION OUT₁ DIAG OCD1 OCD2 OCD OCD3 OCD ΕN BRAKE FWD/REV OUT2 H₃ GATE LOGIC HALL EFFECT SENSORS H_2 DECODING $\mathsf{SENSE}_\mathsf{A}$ LOGIC H_1 $\rho^{V_{BOOT}}$ VS_{B} TACHO MONOSTABLE RCPULSE OUT₃ TACHO 10 V 5 V SENSEB **PWM** VOLTAGE ONE SHOT MONOSTABLE MASKING REGULATOR SENSE COMPARATOR TIME **VREF** RCOFF D99IN1095BV1

Figure 1. Block diagram

Maximum ratings L6229

2 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
V _S	Supply voltage	$V_{SA} = V_{SB} = V_{S}$	60	V
V _{OD}	Differential voltage between: VS_A , OUT_1 , OUT_2 , $SENSE_A$ and VS_B , OUT_3 , $SENSE_B$	$V_{SA} = V_{SB} = V_{S} = 60 \text{ V};$ $V_{SENSEA} = V_{SENSEB} = GND$	60	V
V _{BOOT}	Bootstrap peak voltage	$V_{SA} = V_{SB} = V_{S}$	V _S + 10	V
V _{IN} , V _{EN}	Logic inputs voltage range	-	-0.3 to 7	V
V_{REF}	Voltage range at pin VREF	-	-0.3 to 7	V
V _{RCOFF}	Voltage range at pin RCOFF	-	-0.3 to 7	V
V _{RCPULSE}	Voltage range at pin RCPULSE	-	-0.3 to 7	V
V _{SENSE}	Voltage range at pins SENSE _A and SENSE _B	-	-1 to 4	V
I _{S(peak)}	Pulsed supply current (for each VS_A and VS_B pin)	$V_{SA} = V_{SB} = V_S$; $T_{PULSE} < 1 \text{ ms}$	3.55	Α
I _S	DC supply current (for each VS _A and VS _B pin)	$V_{SA} = V_{SB} = V_{S}$	1.4	Α
T _{stg} , T _{OP}	Storage and operating temperature range	-	-40 to 150	°C

Table 3. Recommended operating condition

Symbol	Parameter	Test conditions	Min.	Max.	Unit
V _S	Supply voltage	$V_{SA} = V_{SB} = V_{S}$	12	52	V
V _{OD}	Differential voltage between: VS_A , OUT_1 , OUT_2 , $SENSE_A$ and VS_B , OUT_3 , $SENSE_B$	V _{SA} = V _{SB} = V _S ; V _{SENSEA} = V _{SENSEB}	-	52	V
V _{REF}	Voltage range at pin VREF	-	-0.1	5	V
V _{SENSE}	Voltage range at pins SENSE _A and SENSE _B	(pulsed t _W < t _{rr}) (DC)	-6 -1	6 1	V V
I _{OUT}	DC output current	$V_{SA} = V_{SB} = V_{S}$	-	1.4	Α
f _{SW}	Switching frequency	-	-	100	KHz



L6229 Maximum ratings

Table 4. Thermal data

Symbol	Description	SO24	PowerSO36	Unit
R _{th(j-pins)}	Maximum thermal resistance junction pins	15	-	°C/W
R _{th(j-case)}	Maximum thermal resistance junction case	-	2	°C/W
R _{th(j-amb)1}	Maximum thermal resistance junction ambient ⁽¹⁾	55	-	°C/W
R _{th(j-amb)1}	Maximum thermal resistance junction ambient ⁽²⁾	-	36	°C/W
R _{th(j-amb)1}	Maximum thermal resistance junction ambient ⁽³⁾	-	16	°C/W
R _{th(j-amb)2}	Maximum thermal resistance junction ambient ⁽⁴⁾	78	63	°C/W

^{1.} Mounted on a multilayer FR4 PCB with a dissipating copper surface on the bottom side of 6 cm² (with a thickness of 35 μm).

- 2. Mounted on a multilayer FR4 PCB with a dissipating copper surface on the top side of 6 cm 2 (with a thickness of 35 μ m).
- 3. Mounted on a multilayer FR4 PCB with a dissipating copper surface on the top side of 6 cm 2 (with a thickness of 35 μ m), 16 via holes and a ground layer.
- 4. Mounted on a multilayer FR4 PCB without any heat-sinking surface on the board.

Pin connections L6229

3 Pin connections




Figure 2. Pin connections (top view)

1. The slug is internally connected to pins 1, 18, 19 and 36 (GND pins).

Table 5. Pin description

Pack	rage			
SO24	PowerSO36	Name	Type	Function
Pin no.	Pin no.			
1	10	H ₁	Sensor input	Single ended hall effect sensor input 1.
2	11	DIAG	Open drain output	Overcurrent detection and thermal protection pin. An internal open drain transistor pulls to GND when an overcurrent on one of the high-side MOSFETs is detected or during thermal protection.
3	12	SENSE _A	Power supply	Half-bridge 1 and half-bridge 2 source pin. This pin must be connected together with pin SENSE _B to power ground through a sensing power resistor.
4	13	RCOFF	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time.
5	15	OUT ₁	Power output	Output 1

L6229 Pin connections

Table 5. Pin description (continued)

Package				,
SO24	PowerSO36	Name	Туре	Function
Pin no.	Pin no.			
6, 7, 18, 19	1, 18, 19, 36	GND	GND	Ground terminals. On SO24 package, these pins are also used for heat dissipation toward the PCB. On PowerSO36 package the slug is connected on these pins.
8	22	TACHO	Open drain output	Frequency-to-voltage open drain output. Every pulse from pin H_1 is shaped as a fixed and adjustable length pulse.
9	24	RCPULSE	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the duration of the monostable pulse used for the frequency-to-voltage converter.
10	25	SENSE _B	Power supply	Half-bridge 3 source pin. This pin must be connected together with pin SENSE _A to power ground through a sensing power resistor. At this pin also the inverting input of the sense comparator is connected.
11	26	FWD/REV	Logic input	Selects the direction of the rotation. HIGH logic level sets forward operation, whereas LOW logic level sets reverse operation. If not used, it has to be connected to GND or +5 V.
12	27	EN	Logic input	Chip enable. LOW logic level switches OFF all power MOSFETs. If not used, it has to be connected to +5 V.
13	28	VREF	Logic input	Current controller reference voltage. Do not leave this pin open or connect to GND.
14	29	BRAKE	Logic input	Brake input pin. LOW logic level switches ON all high- side power MOSFETs, implementing the brake function. If not used, it has to be connected to +5 V.
15	30	VBOOT	Supply voltage	Bootstrap voltage needed for driving the upper power MOSFETs.
16	32	OUT ₃	Power output	Output 3.
17	33	VS _B	Power supply	Half-bridge 3 power supply voltage. It must be connected to the supply voltage together with pin VS _A .
20	4	VS _A	Power supply	Half-bridge 1 and half-bridge 2 power supply voltage. It must be connected to the supply voltage together with pin VS _B .
21	5	OUT ₂	Power output	Output 2.
22	7	VCP	Output	Charge pump oscillator output.
23	8	H ₂	Sensor input	Single ended hall effect sensor input 2.
24	9	H ₃	Sensor input	Single ended hall effect sensor input 3.

Electrical characteristics L6229

4 Electrical characteristics

Table 6. Electrical characteristics $(V_S = 48 \text{ V}, T_{amb} = 25 ^{\circ}\text{C}, unless otherwise specified})$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{Sth(ON)}	Turn ON threshold	-	5.8	6.3	6.8	V
V _{Sth(OFF)}	Turn OFF threshold	-	5	5.5	6	V
I _S	Quiescent supply current	All bridges OFF; $T_j = -25 \text{ to } 125 ^{\circ}\text{C}^{(1)}$	-	5	10	mA
$T_{J(OFF)}$	Thermal shutdown temperature	-	-	165	-	°C
Output DN	MOS transistors					
		T _j = 25 °C	-	1.47	1.69	Ω
$R_{DS(ON)}$	High-side + low-side switch ON resistance	$T_j = 125 ^{\circ}C^{(2)}$	-	2.35	2.70	Ω
	11	EN = low; OUT = V _{CC}	-	-	2	mA
I _{DSS}	Leakage current	EN = low; OUT = GND	-0.3	-	-	mA
Source dr	rain diodes			•		
V _{SD}	Forward ON voltage	I _{SD} = 1.4 A, EN = low	-	1.15	1.3	V
t _{rr}	Reverse recovery time	I _f = 1.4 A	-	300	-	ns
t _{fr}	Forward recovery time	-	-	200	-	ns
Logic inpu	ut (H1, H2, H3, EN, FWD/REV, BRAKE)			ı		
V _{IL}	Low level logic input voltage	-	-0.3	-	0.8	V
V _{IH}	High level logic input voltage	-	2	-	7	V
I _{IL}	Low level logic input current	GND logic input voltage	-10	-	-	μА
I _{IH}	High level logic input current	7 V logic input voltage	-	-	10	μА
V _{th(ON)}	Turn-ON input threshold	-	_	1.8	2.0	V
V _{th(OFF)}	Turn-OFF input threshold	-	0.8	1.3	-	V
V _{thHYS}	Input thresholds hysteresis	-	0.25	0.5	-	V
Switching	characteristics					
t _{D(on)EN}	Enable to out turn-ON delay time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	500	650	800	ns
t _{D(off)EN}	Enable to out turn-OFF delay time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	500	-	1000	ns
t _{D(on)IN}	Other logic inputs to output turn-ON delay time	I _{LOAD} = 1.4 A, resistive load	-	1.6	-	μs
t _{D(off)IN}	Other logic inputs to out turn-OFF delay time	I _{LOAD} = 1.4 A, resistive load	-	800	-	ns
t _{RISE}	Output rise time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	40	-	250	ns
t _{FALL}	Output fall time ⁽²⁾	I _{LOAD} = 1.4 A, resistive load	40	-	250	ns
t _{DT}	Deadtime	-	0.5	1	-	μs
f _{CP}	Charge pump frequency	$T_j = -25 \text{ to } 125 ^{\circ}\text{C}^{(6)}$	-	0.6	1	MHz



Table 6. Electrical characteristics (V_S = 48 V , T_{amb} = 25 °C , unless otherwise specified) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
PWM com	parator and monostable					
I _{RCOFF}	Source current at pin RC _{OFF}	V _{RCOFF} = 2.5 V	3.5	5.5	-	mA
V _{OFFSET}	Offset voltage on sense comparator	V _{ref} = 0.5 V	-	±5	-	mV
t _{prop}	Turn OFF propagation delay ⁽³⁾	V _{ref} = 0.5 V	-	500	-	ns
t _{blank}	Internal blanking time on sense comparator	-	-	1	-	μs
t _{ON(min)}	Minimum on time	-	-	2.5	3	μs
	DIAM regimentation time	R_{OFF} = 20 k Ω ; C_{OFF} = 1 nF	-	13	-	μS
t _{OFF}	PWM recirculation time	$R_{OFF} = 100 \text{ k}\Omega; C_{OFF} = 1 \text{ nF}$	-	61	-	μS
I _{BIAS}	Input bias current at pin VREF	-	-	-	10	μΑ
TACHO m	onostable			•	•	,
I _{RCPULSE}	Source current at pin RCPULSE	V _{RCPULSE} = 2.5 V	3.5	5.5	-	mA
	Managable of time	R_{PUL} = 20 kΩ; C_{PUL} = 1 nF	-	12	-	μS
t _{PULSE}	Monostable of time	R_{PUL} = 100 k Ω ; C_{PUL} = 1 nF	-	60	-	μS
R _{TACHO}	Open drain ON resistance	-	-	40	60	Ω
Overcurre	nt detection and protection			•	•	,
I _{SOVER}	Supply overcurrent protection threshold	$T_J = -25 \text{ to } 125 ^{\circ}\text{C}^{(1)}$	2	2.8	3.55	Α
R _{OPDR}	Open drain ON resistance	I _{DIAG} = 4 mA	-	40	60	Ω
I _{OH}	OCD high level leakage current	V _{DIAG} = 5 V	-	1	-	μA
t _{OCD(ON)}	OCD turn-ON delay time ⁽⁴⁾	I _{DIAG} = 4 mA; C _{DIAG} < 100 pF	-	200	-	ns
t _{OCD(OFF)}	OCD turn-OFF delay time ⁽⁹⁾	I _{DIAG} = 4 mA; C _{DIAG} < 100 pF	-	100	_	ns

^{1.} Tested at 25 $^{\circ}\text{C}$ in a restricted range and guaranteed by characterization.

^{2.} See Figure 3: Switching characteristic definition.

^{3.} Measured applying a voltage of 1 V to pin SENSE and a voltage drop from 2 V to 0 V to pin VREF.

^{4.} See Figure 4: Overcurrent detection timing definition.

Electrical characteristics L6229


V_{th(ON)}
V_{th(OFF)}

IOUT
90%
D01IN1316

t_{FALL}
t_{D(ON)EN}

Figure 3. Switching characteristic definition





L6229 Circuit description

5 Circuit description

5.1 Power stages and charge pump

The L6229 device integrates a 3-phase bridge, which consists of 6 power MOSFETs connected as shown in *Figure 1: Block diagram on page 3*. Each power MOS has an $R_{DS(ON)}$ = 0.73 Ω (typical value at 25 °C) with intrinsic fast freewheeling diode. Switching patterns are generated by the PWM current controller and the hall effect sensor decoding logic (see *Section 6: PWM current control on page 13* and *Section 8: Decoding logic on page 18*). Cross conduction protection is implemented by using a deadtime (t_{DT} = 1 μ s typical value) set by internal timing circuit between the turn off and turn on of two power MOSFETs in one leg of a bridge.


Pins VS_A and VS_B MUST be connected together to the supply voltage (V_S).

Using N-channel power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The bootstrapped supply (V_{BOOT}) is obtained through an internal oscillator and few external components to realize a charge pump circuit as shown in *Figure 5*. The oscillator output (pin VCP) is a square wave at 600 KHz (typically) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in *Table 7*.

 $\begin{array}{c|c} \textbf{Component} & \textbf{Value} \\ \hline C_{BOOT} & 220 \text{ nF} \\ \hline C_{P} & 10 \text{ nF} \\ \hline R_{P} & 100 \ \Omega \\ \hline D_{1} & 1N4148 \\ \hline D_{2} & 1N4148 \\ \hline \end{array}$

Table 7. Charge pump external component values





Circuit description L6229

5.2 Logic inputs

Pins FWD/REV, BRAKE, EN, H_1 , H_2 and H_3 are TTL/CMOS compatible logic inputs. The internal structure is shown in *Figure 6*. Typical value for turn-ON and turn-OFF thresholds are respectively $V_{th(ON)} = 1.8 \text{ V}$ and $V_{th(OFF)} = 1.3 \text{ V}$.

Pin EN (enable) may be used to implement overcurrent and thermal protection by connecting it to the open collector DIAG output. If the protection and an external disable function are both desired, the appropriate connection must be implemented. When the external signal is from an open collector output, the circuit in *Figure 7* can be used . For external circuits that are push-pull outputs the circuit in *Figure 8* could be used. The resistor R_{EN} should be chosen in the range from 2.2 $K\Omega$ to 180 $K\Omega$. Recommended values for R_{EN} and C_{EN} are respectively 100 $K\Omega$ and 5.6 nF. More information for selecting the values can be found in *Section 10: Non-dissipative overcurrent detection and protection on page 22*.

Figure 6. Logic input internal structure




Figure 7. Pin EN open collector driving





Figure 8. Pin EN push-pull driving



L6229 PWM current control

6 PWM current control

The L6229 device includes a constant off time PWM current controller. The current control circuit senses the bridge current by sensing the voltage drop across an external sense resistor connected between the source of the three lower power MOS transistors and ground, as shown in *Figure 9*. As the current in the motor increases the voltage across the sense resistor increases proportionally. When the voltage drop across the sense resistor becomes greater than the voltage at the reference input pin VREF the sense comparator triggers the monostable switching the bridge off. The power MOS remains off for the time set by the monostable and the motor current recirculates around the upper half of the bridge in slow decay mode as described in *Section 7: Slow decay mode on page 17*. When the monostable times out, the bridge will again turn on. Since the internal deadtime, used to prevent cross conduction in the bridge, delays the turn on of the power MOS, the effective off time t_{OFF} is the sum of the monostable time plus the deadtime.

Figure 10 shows the typical operating waveforms of the output current, the voltage drop across the sensing resistor, the pin RC voltage and the status of the bridge. More details regarding the synchronous rectification and the output stage configuration are included in Section 7.

Immediately after the power MOS turns on, a high peak current flows through the sense resistor due to the reverse recovery of the freewheeling diodes. The L6229 device provides a 1 μ s blanking time t_{BLANK} that inhibits the comparator output so that the current spike cannot prematurely retrigger the monostable.




Figure 9. PWM current controller simplified schematic

PWM current control L6229




Figure 10. Output current regulation waveforms

Figure 11 shows the magnitude of the off time t_{OFF} versus C_{OFF} and R_{OFF} values. It can be approximately calculated from the equations:

Equation 1

$$t_{\mathsf{RCFALL}} = 0.6 \cdot \mathsf{R}_{\mathsf{OFF}} \cdot \mathsf{C}_{\mathsf{OFF}}$$

$$t_{\mathsf{OFF}} = t_{\mathsf{RCFALL}} + t_{\mathsf{DT}} = 0.6 \cdot \mathsf{R}_{\mathsf{OFF}} \cdot \mathsf{C}_{\mathsf{OFF}} + t_{\mathsf{DT}}$$

where R_{OFF} and C_{OFF} are the external component values and t_{DT} is the internally generated deadtime with:

Equation 2

20 KΩ
$$\leq$$
 R_{OFF} \leq 100 KΩ
0.47 nF \leq C_{OFF} \leq 100 nF
t_{DT} = 1 μs (typical value)

Therefore:

Equation 3

$$t_{OFF(MIN)} = 6.6 \mu s$$

 $t_{OFF(MAX)} = 6 ms$

These values allow a sufficient range of $t_{\mbox{\scriptsize OFF}}$ to implement the drive circuit for most motors.

577

L6229 PWM current control


The capacitor value chosen for C_{OFF} also affects the rise time t_{RCRISE} of the voltage at the pin RCOFF. The rise time t_{RCRISE} will only be an issue if the capacitor is not completely charged before the next time the monostable is triggered. Therefore, the on time t_{ON} , which depends by motors and supply parameters, has to be bigger than t_{RCRISE} for allowing a good current regulation by the PWM stage. Furthermore, the on time t_{ON} cannot be smaller than the minimum on time $t_{ON(MIN)}$.

Equation 4

$$\begin{cases} t_{\text{ON}} > t_{\text{ON(MIN)}} = 2.5 \mu \text{s (typ. value)} \\ t_{\text{ON}} > t_{\text{RCRISE}} - t_{\text{DT}} \\ t_{\text{RCRISE}} = 600 \cdot C_{\text{OFF}} \end{cases}$$

Figure 12 shows the lower limit for the on time t_{ON} for having a good PWM current regulation capacity. It has to be said that t_{ON} is always bigger than $t_{ON(MIN)}$ because the device imposes this condition, but it can be smaller than t_{RCRISE} - t_{DT} . In this last case the device continues to work but the off time t_{OFF} is not more constant.

So, small C_{OFF} value gives more flexibility for the applications (allows smaller on time and, therefore, higher switching frequency), but, the smaller is the value for C_{OFF} , the more influential will be the noises on the circuit performance.



PWM current control L6229




Figure 12. Area where $t_{\mbox{\scriptsize ON}}$ can vary maintaining the PWM regulation



L6229 Slow decay mode

7 Slow decay mode

Figure 13 shows the operation of the bridge in the slow decay mode during the off time. At any time only two legs of the 3-phase bridge are active, therefore only the two active legs of the bridge are shown in Figure 13 and the third leg will be off. At the start of the off time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the deadtime the upper power MOS is operated in the synchronous rectification mode reducing the impedance of the freewheeling diode and the related conducting losses. When the monostable times out, upper MOS that was operating the synchronous mode turns off and the lower power MOS is turned on again after some delay set by the deadtime to prevent cross conduction.




Figure 13. Slow decay mode output stage configurations

Decoding logic L6229

8 Decoding logic

The decoding logic section is a combinatory logic that provides the appropriate driving of the 3-phase bridge outputs according to the signals coming from the three hall sensors that detect rotor position in a 3-phase BLDC motor. This novel combinatory logic discriminates between the actual sensor positions for sensors spaced at 60, 120, 240 and 300 electrical degrees. This decoding method allows the implementation of a universal IC without dedicating pins to select the sensor configuration.

There are eight possible input combinations for three sensor inputs. Six combinations are valid for rotor positions with 120 electrical degrees sensor phasing (see *Figure 14*, positions 1, 2, 3a, 4, 5 and 6a) and six combinations are valid for rotor positions with 60 electrical degrees phasing (see *Figure 15*, positions 1, 2, 3b, 4, 5 and 6b). Four of them are in common (1, 2, 4 and 5) whereas there are two combinations used only in 120 electrical degrees sensor phasing (3a and 6a) and two combinations used only in 60 electrical degrees sensor phasing (3b and 6b).

The decoder can drive motors with different sensor configuration simply by following *Table 8*. For any input configuration $(H_1, H_2 \text{ and } H_3)$ there is one output configuration $(OUT_1, OUT_2 \text{ and } OUT_3)$. The output configuration 3a is the same as 3b and analogously output configuration 6a is the same as 6b.

The sequence of the hall codes for 300 electrical degrees phasing is the reverse of 60 and the sequence of the hall codes for 240 phasing is the reverse of 120. So, by decoding the 60 and the 120 codes it is possible to drive the motor with all the four conventions by changing the direction set.

Hall 120°	1	2	3a	-	4	5	6a	-
Hall 60°	1	2	-	3b	4	5	-	6b
H ₁	Н	Н	L	Н	L	L	Н	L
H ₂	L	Н	Н	Н	Н	L	L	L
H ₃	L	L	L	Н	Н	Н	Н	L
OUT ₁	Vs	High Z	GND	GND	GND	High Z	Vs	Vs
OUT ₂	High Z	Vs	Vs	Vs	High Z	GND	GND	GND
OUT ₃	GND	GND	High Z	High Z	Vs	Vs	High Z	High Z
Phasing	1 -> 3	2 -> 3	2 -> 1	2 -> 1	3 -> 1	3 -> 2	1 -> 2	1 -> 2

Table 8. 60 and 120 electrical degree decoding logic in forward direction

L6229 Decoding logic

Figure 14. 120° hall sensor sequence





Figure 15. 60° hall sensor sequence



Tachometer L6229

9 Tachometer

A tachometer function consists of a monostable, with constant off time (t_{PULSE}), whose input is one hall effect signal (H_1). It allows developing an easy speed control loop by using an external op amp, as shown in *Figure 16*. For component values refer to *Section 11*: *Application information on page 25*.

The monostable output drives an open drain output pin (TACHO). At each rising edge of the hall effect sensors H_1 , the monostable is triggered and the MOSFET connected to pin TACHO is turned off for a constant time t_{PULSE} (see *Figure 17*). The off time t_{PULSE} can be set using the external RC network (R_{PUL} , C_{PUL}) connected to the pin RCPULSE. *Figure 18* gives the relation between t_{PULSE} and C_{PUL} , R_{PUL} . We have approximately:

Equation 5


$$t_{PULSF} = 0.6 \cdot R_{PUL} \cdot C_{PUL}$$


where C_{PUL} should be chosen in the range from 1 nF to 100 nF and R_{PUL} in the range from 20 K Ω to 100 K Ω .

By connecting the tachometer pin to an external pull-up resistor, the output signal average value V_M is proportional to the frequency of the hall effect signal and, therefore, to the motor speed. This realizes a simple frequency-to-voltage converter. An op amp, configured as an integrator, filters the signal and compares it with a reference voltage V_{REF} , which sets the speed of the motor.

Equation 6

$$V_{M} = \frac{t_{PULSE}}{T} \cdot V_{DD}$$





L6229 Tachometer

RCPULSE
TACHO
MONOSTABLE

TACHO
MONOSTABLE

TACHO
MONOSTABLE


TACHO
MONOSTABLE

TACHO
MONOSTABLE

TACHO
AM03654

Figure 17. Tachometer speed control loop





10 Non-dissipative overcurrent detection and protection

The L6229 device integrates an "Overcurrent Detection" circuit (OCD) for full protection. This circuit provides output to output and output to ground short-circuit protection as well. With this internal overcurrent detection, the external current sense resistor normally used and its associated power dissipation are eliminated. Figure 19 shows a simplified schematic for the overcurrent detection circuit.

To implement the overcurrent detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high-side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current I_{RFF}. When the output current reaches the detection threshold (typically I_{SOVER} = 2.8 A) the OCD comparator signals a fault condition. When a fault condition is detected, an internal open drain MOS with a pull down capability of 4 mA connected to pin DIAG is turned on.

The pin DIAG can be used to signal the fault condition to a µC or to shut down the 3-phase bridge simply by connecting it to pin EN and adding an external R-C (see R_{EN}, C_{EN}).




Figure 19. Overcurrent protection simplified schematic

Figure 20 shows the overcurrent detection operation. The disable time t_{DISABLE} before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by C_{EN} and R_{EN} values and its magnitude is reported in *Figure 21*. The delay time t_{DELAY} before turning off the bridge when an overcurrent has been detected depends only by C_{EN} value. Its magnitude is reported in Figure 22.

CEN is also used for providing immunity to pin EN against fast transient noises. Therefore the value of C_{EN} should be chosen as big as possible according to the maximum tolerable delay time and the R_{EN} value should be chosen according to the desired disable time.

22/33 DocID9455 Rev 5



The resistor R_{EN} should be chosen in the range from 2.2 K Ω to 180 K Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 K Ω and 5.6 nF that allow obtaining 200 μs disable time.





Figure 20. Overcurrent protection waveforms








Figure 22. t_{DELAY} versus C_{EN}



11 Application information

A typical application using the L6229 device is shown in *Figure 23*. Typical component values for the application are shown in *Table 9*. A high quality ceramic capacitor (C_2) in the range of 100 nF to 200 nF should be placed between the power pins VS_A and VS_B and ground near the L6229 device to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitor (C_{EN}) connected from the EN input to ground sets the shutdown time when an overcurrent is detected (see *Section 10: Non-dissipative overcurrent detection and protection*). The two current sensing inputs (SENSE_A and SENSE_B) should be connected to the sensing resistor R_{SENSE} with a trace length as short as possible in the layout. The sense resistor should be non-inductive resistor to minimize the di/dt transients across the resistor. To increase noise immunity, unused logic pins are best connected to 5 V (high logic level) or GND (low logic level) (see *Table 5: Pin description on page 6*). It is recommended to keep power ground and signal ground separated on PCB.

Table 9. Component values for typical application

Component	Value
C ₁	100 μF
C ₂	100 nF
C ₃	220 nF
C _{BOOT}	220 nF
C _{OFF}	1 nF
C _{PUL}	10 nF
C _{REF1}	33 nF
C _{REF2}	100 nF
C _{EN}	5.6 nF
C _P	10 nF
D ₁	1N4148
D ₂	1N4148
R ₁	5.6 ΚΩ
R ₂	1.8 ΚΩ
R ₃	4.7 ΚΩ
R ₄	1 ΜΩ
R _{DD}	1 ΚΩ
R _{EN}	100 ΚΩ
R _P	100 Ω
R _{SENSE}	0.6 Ω
R _{OFF}	33 ΚΩ
R _{PUL}	47 ΚΩ
R _{H1} , R _{H2} , R _{H3}	10 Ω






Figure 23. Typical application

11.1 Output current capability and IC power dissipation

In *Figure 24* is shown the approximate relation between the output current and the IC power dissipation using PWM current control.

For a given output current the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature (125 °C maximum).




Figure 24. IC power dissipation versus output power



11.2 Thermal management

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be delivered by the device in a safe operating condition. Selecting the appropriate package and heatsinking configuration for the application is required to maintain the IC within the allowed operating temperature range for the application. *Figure 25* and *26* show the junction to ambient thermal resistance values for the PowerSO36 and SO24 packages.

For instance, using a PowerSO package with a copper slug soldered on a 1.5 mm copper thickness FR4 board with a 6 cm² dissipating footprint (copper thickness of 35 μ m), the R_{th(j-amb)} is about 35 °C/W. Figure 26 shows mounting methods for this package. Using a multilayer board with vias to a ground plane, thermal impedance can be reduced down to 15 °C/W.

Figure 25. PowerSO36 junction ambient thermal resistance versus on-board copper area




Figure 26. SO24 junction ambient thermal resistance versus on-board copper area







Figure 27. Mounting the PowerSO package





L6229 Package information

12 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

12.1 PowerSO36 package information




Figure 28. PowerSO36 package outline

Package information L6229

Table 10. PowerSO36 package mechanical data

	Dimensions						
Symbol		mm		inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	-	-	3.60	-	-	0.141	
a1	0.10	-	0.30	0.004	-	0.012	
a2	-	-	3.30		-	0.130	
a3	0	-	0.10	0	-	0.004	
b	0.22	-	0.38	0.008	-	0.015	
С	0.23	-	0.32	0.009	-	0.012	
D ⁽¹⁾	15.80	-	16.00	0.622	-	0.630	
D1	9.40	-	9.80	0.370	-	0.385	
E	13.90	-	14.50	0.547	-	0.570	
е	-	0.65	-	-	0.0256	-	
e3	-	11.05	-	-	0.435	-	
E1 ⁽¹⁾	10.90	-	11.10	0.429	-	0.437	
E2	-	-	2.90		-	0.114	
E3	5.80	-	6.20	0.228	-	0.244	
E4	2.90	-	3.20	0.114	-	0.126	
G	0	-	0.10	0	-	0.004	
Н	15.50	-	15.90	0.610	-	0.626	
h	-	-	1.10		-	0.043	
L	0.80	-	1.10	0.031	-	0.043	
N		•	10°	(max.)	•	-	
S	8° (max.)						

^{1. &}quot;D" and "E1" do not include mold flash or protrusions.

⁻ Mold flash or protrusions shall not exceed 0.15 mm (0.006 inch).

⁻ Critical dimensions are "a3", "E" and "G".

L6229 Package information

12.2 SO24 package information

D hx45'

D A SEATING PLANE

C O,25 mm GAGE PLANE

12

0070769 C

Figure 29. SO24 package outline

Table 11. SO24 package mechanical data

	Table 111 0024 package moonamen and								
Symbol	Dimensions (mm)			Dimensions (inch)					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
Α	2.35	-	2.65	0.093	-	0.104			
A1	0.10	-	0.30	0.004	-	0.012			
В	0.33	-	0.51	0.013	-	0.020			
С	0.23	-	0.32	0.009	-	0.013			
D ⁽¹⁾	15.20	-	15.60	0.598	-	0.614			
E	7.40	-	7.60	0.291	-	0.299			
е	-	1.27	-	-	0.050	-			
Н	10.0	-	10.65	0.394	-	0.419			
h	0.25	-	0.75	0.010	-	0.030			
L	0.40	-	1.27	0.016	-	0.050			
k	0° (min.), 8° (max.)								
ddd	-	-	0.10	-	-	0.004			
		1	1						

 [&]quot;D" dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

Revision history L6229

13 Revision history

Table 12. Document revision history

Date	Revision	Changes		
September 2003	1	First Issue		
January 2004	2	Migration from ST-Press dms to EDOCS.		
October 2004	3	Updated the style graphic form.		
06-Mar-2014	4	Updated Section: Features on page 1 (removed section number from: Features, minor modifications). Updated Section: Description on page 1 (removed section number from: Description, removed "MultiPower-" from "MultiPower-BCD technology"). Added Contents on page 2. Updated Section 1: Block diagram on page 3 (added section title, renumbered Figure 1: Block diagram). Added title to Section 2: Maximum ratings on page 4. Added title to Section 3: Pin connections on page 6, renumbered Figure 2: Pin connections (top view), renumbered note 1 below Figure 2. Added title to Section 4: Electrical characteristics on page 8, renumbered notes 1 to 4 below Table 6, renumbered Figure 3 and Figure 4. Renumbered Section 5: Circuit description on page 11, Section 5.1 and Section 5.2. Removed "and µC" from first sentence in Section 5.2. Added header to Table 7. Renumbered Figure 5 to Figure 8. Renumbered Section 6: PWM current control on page 13. Renumbered Figure 9 to Figure 12. Numbered Equation 1 to Equation 4. Renumbered Section 7: Slow decay mode on page 17 and Figure 13. Renumbered Section 8: Decoding logic on page 18, Figure 14 and Figure 15. Renumbered and renamed Section 9: Tachometer on page 20, renumbered Figure 16 to Figure 18. Numbered Equation 5 and Equation 6. Renumbered Section 10: Non-dissipative overcurrent detection and protection on page 22, Figure 19 to Figure 22. Updated Section 11: Application information on page 25, Section 11.1 and Section 11.2. Added header to Table 9. Renumbered Figure 23 to Figure 28. Updated Section 12: Package information on page 29 (added main title and ECOPACK text. Added titles from Table 10: PowerSO36 package mechanical data to Table 12: SO24 package mechanical data and from Figure 29: PowerSO36 package outline to Figure 31: SO24 package outline, reversed order of named tables and figures. Removed 3D figures of packages. Replaced 0.200 by 0.020 inch of max. B value in Table 12). Added cross-references throughout document. Added section number and title to Section 13:		
04-Oct-2018	5	Removed PowerDIP24 package from the whole document. Removed "T _j " from <i>Table 3 on page 4</i> . Minor modifications throughout document.		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

