SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

<ul> <li>Meets or Exceeds Requirements of ANSI TIA/EIA-422-B and ITU</li> </ul>	, ,	OR NS PAC	
Recommendation V.11	٠. ١	. U	<b>.</b>
3-State, TTL-Compatible Outputs	1A L	1 16	<b>F</b>
Fast Transition Times		<ul><li>2 15</li><li>3 14</li></ul>	] 4A ] 4Y
High-Impedance Inputs	1,2EN		[] 4Z
Single 5-V Supply	2Z [	5 12	] 3,4EN
Power-Up and Power-Down Protection	2Y [	6 11	] 3Z
Tower op and rower bown roteotion	2A [	7 10	] 3Y
description/ordering information	GND [	8 9	] 3A

### d

The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI TIA/EIA-422-B and ITU Recommendation V.11. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure the high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.

#### ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	MC3487N MC3487N	
0°C to 70°C	colo D	Tube	MC3487D	MC2407
0 0 10 70 0	SOIC - D	Tape and reel	MC3487DR	IVIC3487
	SOP - NS	Tape and reel	MC3487NSR	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each driver)

INDUT	OUTPUT	OUTI	PUTS
INPUT	ENABLE	Υ	Z
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z


H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## logic diagram (positive logic)



# schematics of inputs and outputs



# MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)			8 V
Input voltage, V <sub>I</sub>			. 5.5 V
Output voltage, VO			7 V
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3)	: D package		73°C/W
	N package		67°C/W
	NS package		64°C/W
Operating virtual junction temperature, T <sub>J</sub>			. 150°C
Storage temperature range, T <sub>stq</sub>		-65°C t	o 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\bar{\theta}_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
TA	Operating free-air temperature	0		70	°C

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TES1	CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vон	High-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	$I_{OH} = -20 \text{ mA}$	2.5		V
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	$I_{OL} = 48 \text{ mA}$		0.5	V
IVODI	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1		2		
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>†</sup>	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.4	٧
Voc	Common-mode output voltage <sup>‡</sup>	R <sub>L</sub> = 100 Ω,	See Figure 1			3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage†	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.4	٧
	0	V 0	V <sub>O</sub> = 6 V			100	
Ю	Output current with power off	ACC = 0	$V_0 = -0.25 \text{ V}$			-100	μΑ
	High importance state systems arranged	Output analyse at 0.0 V	V <sub>O</sub> = 2.7 V			100	
loz	High-impedance-state output current	Output enables at 0.8 V	V <sub>O</sub> = 0.5 V			-100	μΑ
II	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V				100	μΑ
lіН	High-level input current	V <sub>I</sub> = 2.7 V				50	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.5 V				-400	μΑ
los	Short-circuit output current§	V <sub>I</sub> = 2 V			-40	-140	mA
laa	Supply ourrent (all drivers)	Outputs disabled		•		105	mA
Icc	Supply current (all drivers)	Outputs enabled,	No load			85	IIIA

<sup>†</sup>Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

## switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V

	PARAMETER	TES	T CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	$C_{I} = 15 pF,$	See Figure 2		20	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C[ = 15 μr,	See Figure 2		20	110
t <sub>sk</sub>	Skew time	$C_L = 15 pF$ ,	See Figure 2		6	ns
t <sub>t</sub> (OD)	Differential-output transition time	C <sub>L</sub> = 15 pF,	See Figure 3		20	ns
<sup>t</sup> PZH	Output enable time to high level	C. F0.pF	See Figure 4		30	
tPZL	Output enable time to low level	$C_L = 50 \text{ pF},$	See Figure 4		30	ns
<sup>t</sup> PHZ	Output disable time from high level	$C_1 = 50 \text{ pF},$	See Figure 4		25	20
<sup>t</sup> PLZ	Output disable time from low level	CL = 50 pr,	See Figure 4	·	30	ns



<sup>‡</sup> In ANSI Standard TIA/EIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

<sup>§</sup> Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .

- B. CL includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 2. Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_{\Omega} = 50 \ \Omega$ .

B. C<sub>L</sub> includes probe and stray capacitance.

Figure 3. Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



Output Output Enable Input 3 V Enable Input 1.5 V <sup>t</sup>PHZ SW1 Closed SW2 Open SW1 Closed 1.5 V SW2 Closed Output Output VOL <sup>t</sup>PZH → tPLZ ۷он Output SW1 Closed Output SW1 Open SW2 Closed **SW2 Closed** 

#### **VOLTAGE WAVEFORMS**

NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_T \le 5$  ns,  $t_T \le 5$  ns,  $t_T \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $t_T \le 5$  ns,  $t_$ 

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 4. Driver Test Circuit and Voltage Waveforms







24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MC3487D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	MC3487DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
Г	MC3487DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC3487DR	SOIC	D	16	2500	333.2	345.9	28.6
MC3487DR	SOIC	D	16	2500	367.0	367.0	38.0

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.