74LVC1G14

Single Schmitt-trigger inverter

Rev. 07 — 18 July 2007 Product data sheet

1. General description

The 74LVC1G14 provides the inverting buffer function with Schmitt-trigger action.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the input makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V).
- ±24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Unlimited rise and fall times
- Input accepts voltages up to 5 V
- Multiple package options
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V.
- Specified from –40 °C to +85 °C and –40 °C to +125 °C.

3. Applications

- Wave and pulse shaper
- Astable multivibrator
- Monostable multivibrator

NXP founded by Philips

4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC1G14GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1
74LVC1G14GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753
74LVC1G14GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74LVC1G14GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm	SOT891

5. Marking

Table 2. Marking

Type number	Marking code
74LVC1G14GW	VF
74LVC1G14GV	V14
74LVC1G14GM	VF
74LVC1G14GF	VF

6. Functional diagram




Fig 1. Logic symbol




Fig 2. IEC logic symbol




Fig 3. Logic diagram

© NXP B.V. 2007. All rights reserved.

7. Pinning information

7.1 Pinning




Fig 4. Pin configuration SOT353-1 and SOT753




Fig 5. Pin configuration SOT886




Fig 6. Pin configuration SOT891

7.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT353-1/SOT753	SOT886/SOT891	
n.c.	1	1	not connected
A	2	2	data input
GND	3	3	ground (0 V)
Y	4	4	data output
n.c.	-	5	not connected
V_{CC}	5	6	supply voltage

8. Functional description

Table 4. Function table[1]

Input	Output
A	**Y**
L	H
H	L

[1] H = HIGH voltage level; L = LOW voltage level

© NXP B.V. 2007. All rights reserved.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			–0.5	+6.5	V
V_I	input voltage		[1]	–0.5	+6.5	V
V_O	output voltage	Active mode	[1][2]	–0.5	V_{CC} + 0.5	V
		Power-down mode	[1][2]	–0.5	+6.5	V
I_{IK}	input clamping current	V_I < 0 V		–50	-	mA
I_{OK}	output clamping current	V_O > V_{CC} or V_O < 0 V		-	±50	mA
I_O	output current	V_O = 0 V to V_{CC}		-	±50	mA
I_{CC}	supply current			-	+100	mA
I_{GND}	ground current			–100	-	mA
T_{stg}	storage temperature			–65	+150	°C
P_{tot}	total power dissipation	T_{amb} = –40 °C to +125 °C	[3]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When V_{CC} = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] For TSSOP5 and SC-74A packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

10. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.65	-	5.5	V
V_I	input voltage		0	-	5.5	V
V_O	output voltage	Active mode	0	-	V_{CC}	V
		Power-down mode; V_{CC} = 0 V	0	-	5.5	V
T_{amb}	ambient temperature		–40	-	+125	°C

© NXP B.V. 2007. All rights reserved.

11. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C to +85 °C			–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		I_O = –100 µA; V_{CC} = 1.65 V to 5.5 V	V_{CC} – 0.1	-	-	V_{CC} – 0.1	-	V
		I_O = –4 mA; V_{CC} = 1.65 V	1.2	1.54	-	0.95	-	V
		I_O = –8 mA; V_{CC} = 2.3 V	1.9	2.15	-	1.7	-	V
		I_O = –12 mA; V_{CC} = 2.7 V	2.2	2.50	-	1.9	-	V
		I_O = –24 mA; V_{CC} = 3.0 V	2.3	2.62	-	2.0	-	V
		I_O = –32 mA; V_{CC} = 4.5 V	3.8	4.11	-	3.4	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		I_O = 100 µA; V_{CC} = 1.65 V to 5.5 V	-	-	0.10	-	0.10	V
		I_O = 4 mA; V_{CC} = 1.65 V	-	0.07	0.45	-	0.70	V
		I_O = 8 mA; V_{CC} = 2.3 V	-	0.12	0.30	-	0.45	V
		I_O = 12 mA; V_{CC} = 2.7 V	-	0.17	0.40	-	0.60	V
		I_O = 24 mA; V_{CC} = 3.0 V	-	0.33	0.55	-	0.80	V
		I_O = 32 mA; V_{CC} = 4.5 V	-	0.39	0.55	-	0.80	V
I_I	input leakage current	V_I = 5.5 V or GND; V_{CC} = 0 V to 5.5 V	-	±0.1	±5	-	±100	µA
I_{OFF}	power-off leakage current	V_I or V_O = 5.5 V; V_{CC} = 0 V	-	±0.1	±10	-	±200	µA
I_{CC}	supply current	V_I = 5.5 V or GND; I_O = 0 A; V_{CC} = 1.65 V to 5.5 V	-	0.1	10	-	200	µA
ΔI_{CC}	additional supply current	$V_I = V_{CC}$ – 0.6 V; I_O = 0 A; V_{CC} = 2.3 V to 5.5 V	-	5	500	-	5000	µA
C_I	input capacitance	V_{CC} = 3.3 V; V_I = GND to V_{CC}	-	5.0	-	-	-	pF

[1] All typical values are measured at maximum V_{CC} and T_{amb} = 25 °C.

Table 8. Transfer characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol	Parameter	Conditions	–40 °C to +85 °C			–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V_{T+}	positive-going threshold voltage	see Figure 9 and Figure 10						
		V_{CC} = 1.8 V	0.82	1.0	1.14	0.79	1.14	V
		V_{CC} = 2.3 V	1.03	1.2	1.40	1.00	1.40	V
		V_{CC} = 3.0 V	1.29	1.5	1.71	1.26	1.71	V
		V_{CC} = 4.5 V	1.84	2.1	2.36	1.81	2.36	V
		V_{CC} = 5.5 V	2.19	2.5	2.79	2.16	2.79	V

© NXP B.V. 2007. All rights reserved.

Table 8. Transfer characteristics *…continued*

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol	Parameter	Conditions	–40 °C to +85 °C			–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V_{T-}	negative-going threshold voltage	see Figure 9 and Figure 10						
		V_{CC} = 1.8 V	0.46	0.6	0.75	0.46	0.78	V
		V_{CC} = 2.3 V	0.65	0.8	0.96	0.65	0.99	V
		V_{CC} = 3.0 V	0.88	1.0	1.24	0.88	1.27	V
		V_{CC} = 4.5 V	1.32	1.5	1.84	1.32	1.87	V
		V_{CC} = 5.5 V	1.58	1.8	2.24	1.58	2.27	V
V_H	hysteresis voltage	($V_{T+} - V_{T-}$); see Figure 9, Figure 10 and Figure 11						
		V_{CC} = 1.8 V	0.26	0.4	0.51	0.19	0.51	V
		V_{CC} = 2.3 V	0.28	0.4	0.57	0.22	0.57	V
		V_{CC} = 3.0 V	0.31	0.5	0.64	0.25	0.64	V
		V_{CC} = 4.5 V	0.40	0.6	0.77	0.34	0.77	V
		V_{CC} = 5.5 V	0.47	0.6	0.88	0.41	0.88	V

[1] All typical values are measured at T_{amb} = 25 °C

12. Dynamic characteristics

Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol	Parameter	Conditions	–40 °C to +85 °C			–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t_{pd}	propagation delay	A to Y; see Figure 7 [2]						
		V_{CC} = 1.65 V to 1.95 V	1.0	4.1	11.0	1.0	14.0	ns
		V_{CC} = 2.3 V to 2.7 V	0.7	2.8	6.5	0.7	8.5	ns
		V_{CC} = 2.7 V	0.7	3.2	6.5	0.7	8.5	ns
		V_{CC} = 3.0 V to 3.6 V	0.7	3.0	5.5	0.7	7.0	ns
		V_{CC} = 4.5 V to 5.5 V	0.7	2.2	5.0	0.7	6.5	ns
C_{PD}	power dissipation capacitance	V_{CC} = 3.3 V; V_I = GND to V_{CC} [3]	-	15.4	-	-	-	pF


[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL}.

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in µW).
$P_D = C_{PD} \times V_{CC}^2 \times f_i + (C_L \times V_{CC}^2 \times f_o)$ where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_{CC} = supply voltage in V.

© NXP B.V. 2007. All rights reserved.

13. Waveforms




Measurement points are given in Table 10.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 7. The data input (A) to output (Y) propagation delays

Table 10. Measurement points

Supply voltage	Input	Output
V_{CC}	V_M	V_M
1.65 V to 1.95 V	$0.5V_{CC}$	$0.5V_{CC}$
2.3 V to 2.7 V	$0.5V_{CC}$	$0.5V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5V_{CC}$	$0.5V_{CC}$



Test data is given in Table 11.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuit for switching times

© NXP B.V. 2007. All rights reserved.

Table 11. Test data

Supply voltage	Input		Load		V_{EXT}
V_{CC}	V_I	$t_r = t_f$	C_L	R_L	t_{PLH}, t_{PHL}
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	500 Ω	open

14. Waveforms transfer characteristics






Fig 9. Transfer characteristic



V_{T+} and V_{T-} limits at 70 % and 20 %.

Fig 10. Definition of V_{T+}, V_{T-} and V_H



V_{CC} = 3.0 V.

Fig 11. Typical transfer characteristics

© NXP B.V. 2007. All rights reserved.

15. Application information

The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:

$P_{add} = f_i \times (t_r \times \Delta I_{CC(AV)} + t_f \times \Delta I_{CC(AV)}) \times V_{CC}$ where:

P_{add} = additional power dissipation (μW);

f_i = input frequency (MHz);


t_r = input rise time (ns); 10 % to 90 %;

t_f = input fall time (ns); 90 % to 10 %;

$\Delta I_{CC(AV)}$ = average additional supply current (μA).

Average $\Delta I_{CC(AV)}$ differs with positive or negative input transitions, as shown in Figure 12.


An example of a relaxation circuit using the 74LVC1G14 is shown in Figure 13.



Linear change of V_I between 0.8 V to 2.0 V.

All values given are typical unless otherwise specified.

Fig 12. Average additional supply current as a function of supply voltage




$$f = \frac{1}{T} \approx \frac{1}{0.5 \times RC}$$

Fig 13. Relaxation oscillator

© NXP B.V. 2007. All rights reserved.

16. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm **SOT353-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	e_1	H_E	L	L_p	v	w	y	$Z^{(1)}$	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT353-1		MO-203	SC-88A			~~00-09-01~~ 03-02-19

Fig 14. Package outline SOT353-1 (TSSOP5)

© NXP B.V. 2007. All rights reserved.

Plastic surface-mounted package; 5 leads **SOT753**



DIMENSIONS (mm are the original dimensions)


UNIT	A	A_1	b_p	c	D	E	e	H_E	L_p	Q	v	w	y
mm	1.1 0.9	0.100 0.013	0.40 0.25	0.26 0.10	3.1 2.7	1.7 1.3	0.95	3.0 2.5	0.6 0.2	0.33 0.23	0.2	0.2	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT753			SC-74A			~~02-04-16~~ 06-03-16

Fig 15. Package outline SOT753 (SC-74A)

© NXP B.V. 2007. All rights reserved.

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm **SOT886**



DIMENSIONS (mm are the original dimensions)

UNIT	A(1) max	A1 max	b	D	E	e	e1	L	L1
mm	0.5	0.04	0.25 0.17	1.5 1.4	1.05 0.95	0.6	0.5	0.35 0.27	0.40 0.32

Notes


1. Including plating thickness.
2. Can be visible in some manufacturing processes.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT886		MO-252				~~04-07-15~~ 04-07-22

Fig 16. Package outline SOT886 (XSON6)

© NXP B.V. 2007. All rights reserved.

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm **SOT891**



DIMENSIONS (mm are the original dimensions)

UNIT	A max	A_1 max	b	D	E	e	e_1	L	L_1
mm	0.5	0.04	0.20 0.12	1.05 0.95	1.05 0.95	0.55	0.35	0.35 0.27	0.40 0.32

Note

1. Can be visible in some manufacturing processes.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT891						~~05-04-06~~ 07-05-15

Fig 17. Package outline SOT891 (XSON6)

© NXP B.V. 2007. All rights reserved.

17. Abbreviations

Table 12. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
TTL	Transistor-Transistor Logic
HBM	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
DUT	Device Under Test

18. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G14_7	20070718	Product data sheet	-	74LVC1G14_6
Modifications:	• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 11 “Static characteristics”: Changed: Conditions for input leakage current and supply current. • New package outline drawing for XSON6/SOT891.			
74LVC1G14_6	20060615	Product data sheet	-	74LVC1G14_5
74LVC1G14_5	20040910	Product specification	-	74LVC1G14_4
74LVC1G14_4	20021119	Product specification	-	74LVC1G14_3
74LVC1G14_3	20020521	Product specification	-	74LVC1G14_2
74LVC1G14_2	20010406	Product specification	-	74LVC1G14_1
74LVC1G14_1	20001212	Product specification	-	-

© NXP B.V. 2007. All rights reserved.

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

19.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

20. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **salesaddresses@nxp.com**

© NXP B.V. 2007. All rights reserved.

21. Contents

1	**General description**	**1**
2	**Features**	**1**
3	**Applications**	**1**
4	**Ordering information**	**2**
5	**Marking**	**2**
6	**Functional diagram**	**2**
7	**Pinning information**	**3**
7.1	Pinning	3
7.2	Pin description	3
8	**Functional description**	**3**
9	**Limiting values**	**4**
10	**Recommended operating conditions**	**4**
11	**Static characteristics**	**5**
12	**Dynamic characteristics**	**6**
13	**Waveforms**	**7**
14	**Waveforms transfer characteristics**	**8**
15	**Application information**	**9**
16	**Package outline**	**10**
17	**Abbreviations**	**14**
18	**Revision history**	**14**
19	**Legal information**	**15**
19.1	Data sheet status	15
19.2	Definitions	15
19.3	Disclaimers	15
19.4	Trademarks	15
20	**Contact information**	**15**
21	**Contents**	**16**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 July 2007
Document identifier: 74LVC1G14_7

founded by

PHILIPS