# 8545-01

# Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

### Description


The 8545-01 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage Differential Signaling (LVDS) the 8545-01 provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100 $\Omega$ . The 8545-01 accepts a LVCMOS/LVTTL input level and translates it to 3.3V LVDS output levels.

Guaranteed output and part-to-part skew characteristics make the 8545-01 ideal for those applications demanding well defined performance and repeatability.

### Features

- Four differential LVDS output pairs
- Two LVCMOS/LVTTL clock inputs to support redundant or selectable frequency fanout applications
- Maximum output frequency: 650MHz
- Translates LVCMOS/LVTTL input signals to LVDS levels
- Output skew: 40ps (maximum)
- Part-to-part skew: 500ps (maximum)
- Propagation delay: 3.6ns (maximum)
- Full 3.3Vsupply mode
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request
- Available in lead-free (RoHS 6) package

# **Block Diagram**



# **Pin Assignment**

GND	1	20	
CLK_EN	2	19	🗌 nQ0
nc	3	18	
CLK	4	17	⊒Q1
nc	5	16	🗆 nQ1
nc	6	15	🗆 Q2
nc	7	14	]nQ2
nc	8	13	GND
GND 🗌	9	12	⊒Q3
V <sub>DD</sub>	10	11	🗆 nQ3

8545-01

20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View

Table 1	. Pin	Descriptions
---------	-------	--------------

Number	Name	Т	уре	Description
1, 9, 13	GND	Power		Power supply ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, $\overline{Q}$ outputs are forced high. LVCMOS / LVTTL interface levels.
3, 5, 6, 7, 8	nc	Unused		No connect.
4	CLK	Input	Pulldown	Single-ended clock input. LVCMOS/LVTTL interface levels.
10, 18	V <sub>DD</sub>	Power		Positive supply pins.
11, 12	nQ3, Q3	Output		Differential output pair. LVDS interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVDS interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

# **Function Tables**

### Table 3. Clock Input Function Table

Input	Outputs			
CLK	Q0:Q3	nQ0:nQ3		
0	LOW	HIGH		
1	HIGH	LOW		



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>DD</sub>	4.6V	
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V	
Outputs, I <sub>O</sub>		
Continuos Current	10mA	
Surge Current	15mA	
Package Thermal Impedance, $\theta_{JA}$	91.1°C/W (0 mps)	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

# **DC Electrical Characteristics**

#### Table 4A. Power Supply DC Characteristics, $V_{DD}$ = 3.3V ± 5%, $T_A$ = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				50	mA

### Table 4B. LVCMOS/LVTTL DC Characteristics, V\_{DD} = 3.3V $\pm$ 5%, T\_A = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
1	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
ΊΗ	Input High Current	CLK_EN	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			5	μA
1	Input Low Current	CLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
Input Low Current	CLK_EN	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA	

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		200	280	360	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				40	mV
V <sub>OS</sub>	Offset Voltage		1.125	1.25	1.375	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change			5	25	mV
l <sub>Oz</sub>	High Impedance Leakage		-10	±1	+10	μA
I <sub>OFF</sub>	Power Off Leakage		-20	±1	+20	μA
I <sub>OSD</sub>	Differential Output Short Circuit Current			-3.5	-5	mA
I <sub>OS</sub>	Output Short Circuit Current			-3.5	-5	mA
V <sub>OH</sub>	Output Voltage High			1.34	1.6	V
V <sub>OL</sub>	Output Voltage Low		0.9	1.06		V

### Table 4C. LVDS DC Characteristics, $V_{DD}$ = 3.3V $\pm$ 5%, $T_{A}$ = 0°C to 70°C

### **AC Electrical Characteristics**

#### Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				650	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		1.4		3.6	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 4				40	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				500	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80% @ 50MHz	150		500	ps
odc	Output Duty Cycle	<i>f</i> ≤ 266MHz	45		55	%

All parameters measured at  $\ensuremath{f_{\text{MAX}}}$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DD}/2$  of the input to the differential output crossing point.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


# **Parameter Measurement Information**




3.3V LVDS Output Load AC Test Circuit




Part-to-Part Skew




Output Duty Cycle/Pulse Width/Period



Differential Output Level




**Output Skew** 







# Parameter Measurement Information, continued









Offset Voltage Setup




High Impedance Leakage Current Setup



Power Off Leakage Setup




**Differential Output Voltage Setup** 



**Differential Output Short Circuit Setup** 



# Parameter Measurement Information, continued



**Output Short Circuit Current Setup** 

# **Application Information**

### **Recommendations for Unused Output Pins**

### **Outputs:**

### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

### 3.3V LVDS Driver Termination

A general LVDS interface is shown in Figure 1. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near the receiver input.

For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




Figure 1. Typical LVDS Driver Termination



### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8545-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8545-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

• Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* I<sub>DD\_MAX</sub> = 3.465V \* 50mA = **173.25mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 91.1°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.173W \* 91.1°C/W = 85.7°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 20 Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity				
Meters Per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	91.1°C/W	86.7°C/W	84.6°C/W	

# **Reliability Information**

### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 20 Lead TSSOP


θ <sub>JA</sub> by Velocity				
Meters Per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	91.1°C/W	86.7°C/W	84.6°C/W	

### **Transistor Count**

The transistor count for 8545-01 is: 644

# Package Outline and Package Dimension

Package Outline - G Suffix for 20 Lead TSSOP



#### Table 8. Package Dimensions

All Dimensions in Millimeters					
Symbol	Minimum	Maximum			
Ν	20				
Α		1.20			
A1	0.05	0.15			
A2	0.80	1.05			
b	0.19	0.30			
С	0.09	0.20			
D	6.40	6.60			
E	6.40 Basic				
E1	4.30	4.50			
е	0.65 Basic				
L	0.45	0.75			
α	<b>0</b> °	8°			
aaa		0.10			

Reference Document: JEDEC Publication 95, MO-153



# **Ordering Information**

### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8545AG-01LF	ICS8545AG01L	"Lead-Free" 20 Lead TSSOP	Tube	0°C to 70°C
8545AG-01LFT	ICS8545AG01L	"Lead-Free" 20 Lead TSSOP	Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
A	Т9	11	Ordering Information - removed leaded devices. Updated data sheet format.	7/10/15



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

### Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.