



128K × 8 ELECTRICALLY ERASABLE EPROM


1. GENERAL DESCRIPTION

The W27L01 is a high speed, low power consumption Electrically Erasable and Programmable Read Only Memory organized as $131,072 \times 8$ bits. It requires only one supply in the range of $3.3V \pm 10\%$ in normal read mode. The W27L01 provides an electrical chip erase function.


2. FEATURES

- Single power supply voltage:
 $3.3V \pm 10\%$
- High speed access time:
70/90 nS (max.)
- Read operating current: 15 mA (max.)
- Erase/Programming operating current:
30 mA (max.)
- Standby current: 20 μ A (max.)
- +12V erase/programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-lead PLCC, 32-lead STSOP and 32-lead TSOP.

3. PIN CONFIGURATIONS



4. BLOCK DIAGRAM



5. PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A16	Address Inputs
Q0 – Q7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#PGM	Program Enable
V _{PP}	Program/Erase Supply Voltage
V _{DD}	Power Supply
V _{SS}	Ground
NC	No Connection



6. FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27L01 has two control functions and both of these produce data at the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from #CE to output (TCE), and data are available at the outputs TOE after the falling edge of #OE, if TACC and TCE timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27L01 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (12V), VDD = VCE (5V), #CE low, #OE high, A9 = VHH (12V), A0 low, and all other address pins low and data input pins high. Pulsing #PGM low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VDD = VPE (5V), #CE low, and #OE low, #PGM high.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VDD = VCP (5V), #CE low, #OE high, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing #PGM low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), #CE low, #OE low, and #PGM high.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When #CE high, erasing or programming of non-target chips is inhibited, so that except for the #CE, the W27L01 may have common inputs.

Standby Mode

The standby mode significantly reduces VDD current. This mode is entered when #CE high. In standby mode, all outputs are in a high impedance state, independent of #OE and #PGM.



Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27L01 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (I_{SB}), active current levels (I_{CC}), and transient current peaks produced by the falling and rising edges of #CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a $0.1 \mu F$ ceramic capacitor connected between its VDD and Vss. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a $4.7 \mu F$ electrolytic capacitor should be placed at the array's power supply connection between VDD and Vss. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

Table of Operating Modes

$V_{DD} = 3.3V \pm 10\%$, $V_{PP} = V_{PE} = V_{HH} = 12V$, $V_{CP} = V_{PE} = 5V$, X = VIH or VIL

MODE	PINS							
	#CE	#OE	#PGM	A0	A9	VDD	VPP	OUTPUTS
Read	VIL	VIL	X	X	X	VDD	VDD	DOUT
Output Disable	VIL	VIH	X	X	X	VDD	VDD	High Z
Standby (TTL)	VIH	X	X	X	X	VDD	VDD	High Z
Standby (CMOS)	$V_{DD} \pm 0.3V$	X	X	X	X	VDD	VDD	High Z
Program	VIL	VIH	VIL	X	X	VCP	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VCP	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VCP	VPP	High Z
Erase	VIL	VIH	VIL	VIL	VPE	VCP	VPE	FF (Hex)
Erase Verify	VIL	VIL	VIH	X	X	VPE	VPP	DOUT
Erase Inhibit	VIH	X	X	X	X	VCP	VPE	High Z
Product Identifier-Manufacturer	VIL	VIL	X	VIL	VHH	VDD	VDD	DA (Hex)
Product Identifier-Device	VIL	VIL	X	VIH	VHH	VDD	VDD	01 (Hex)



7. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Operation Temperature	0 to +70	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VDD, VPP and A9 Pins	-0.5 to VDD +0.5	V
Voltage on VDD Pin with Respect to Ground	-0.5 to +7.0	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Capacitance

(VDD = 3.3V ±10%, TA = 25° C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	COUT	VOUT = 0V	12	pF

Read Operation DC Characteristics

(VDD = 3.3V ±10%, TA = 0 to 70° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = 0V to VDD	-5	-	5	µA
Output Leakage Current	ILO	VOUT = 0V to VDD	-10	-	10	µA
Standby VDD Current (TTL input)	ISB	#CE = VIH	-	-	200	µA
Standby VDD Current (CMOS input)	ISB1	#CE = VDD ±0.2V	-	-	20	µA
VDD Operating Current	ICC	#CE = VIL, IOUT = 0 mA, f = 5 MHz	-	-	15	mA
VPP Operating Current	IPP	VPP = VDD	-	-	10	µA
Input Low Voltage	VIL	-	-0.3	-	0.6	V
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V
Output Low Voltage	VOL	IOL = 1.6 mA	-	-	0.4	V
Output High Voltage	VOH	IOH = -0.1 mA	2.4	-	-	V
VPP Operating Voltage	VPP	-	VDD -0.7	-	VDD	V



Program/Erase DC Characteristics

(TA = 25° C , VDD = 5.0V ±10%, VHH = 12V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	-	10	µA
VDD Program Current	ICP	#CE = VIL, #OE = VIH, #PGM = VIL	-	-	30	mA
VDD Erase Current	ICE	#CE = VIL, #OE = VIH, #PGM = VIL, A9 = VHH	-	-	30	mA
VPP Program Current	IPP	#CE = VIL, #OE = VIH, #PGM = VIL	-	-	30	mA
VPP Erase Current	IPE	#CE = VIL, #OE = VIH, #PGM = VIL, A9 = VHH	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	VOH	IOH = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	VID	-	11.5	12.0	12.5	V
A9 Erase Voltage	VID	-	11.75	12.0	14.25	V
VPP Program Voltage	VPP	-	11.75	12.0	12.25	V
VPP Erase Voltage	VPE	-	11.75	12.0	14.25	V
VDD Supply Voltage (Program)	VCP	-	4.5	5.0	5.5	V
VDD Supply Voltage (Erase)	VCE	-	4.5	5.0	5.5	V
VDD Supply Voltage (Erase Verify)	VPE	-	-	5.0	-	V


Note: VDD must be applied simultaneously or before VPP and removed simultaneously or after VPP.



AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V/1.5V
Output Load	$C_L = 100 \text{ pF}$, $I_{OH}/I_{OL} = -0.1 \text{ mA}/1.6 \text{ mA}$ for Read $I_{OH}/I_{OL} = -0.4 \text{ mA}/2.1 \text{ mA}$ for Program/Erase

AC Test Load and Waveforms





Read Operation AC Characteristics

(V_{DD} = 3.3V ±10%, TA = 0 to 70° C)

PARAMETER	SYM.	W27L01-70		W27L01-90		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	70	-	90	-	nS
Chip Enable Access Time	TCE	-	70	-	90	nS
Address Access Time	TACC	-	70	-	90	nS
Output Enable Access Time	TOE	-	30	-	40	nS
#OE High to High-Z Output	TDF	-	25	-	25	nS
Output Hold from Address Change	TOH	0	-	0	-	nS

Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

AC Programming/Erase Characteristics


(V_{DD} = 5.0V ±10%, TA = 25° C)

PARAMETER	SYMBOL	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V _{PP} Setup Time	TVPS	2.0	-	-	μS
Address Setup Time	TAS	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
#PGM Program Pulse Width	TPWP	95	100	105	μS
#PGM Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	-	-	μS
#OE Setup Time	TOES	2.0	-	-	μS
Data Valid from #OE	TOEV	-	-	150	nS
#OE High to Output High Z	TDHP	0	-	130	nS
Address Hold Time after #PGM High	TAH	0	-	-	μS
Address Hold Time (Erase)	TAHE	2.0	-	-	μS
#CE Setup Time	TCES	2.0	-	-	μS


Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

8. TIMING WAVEFORMS

AC Read Waveform




Erase Waveform




Timing Waveforms, Continued


Programming Waveform



9. SMART PROGRAMMING ALGORITHM



10. SMART ERASE ALGORITHM





11. ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V _D D CURRENT MAX. (μA)	PACKAGE
W27L01P-70	70	15	20	32-Lead PLCC
W27L01P-90	90	15	20	32-Lead PLCC
W27L01Q-70	70	15	20	32-Lead STSOP
W27L01Q-90	90	15	20	32-Lead STSOP
W27L01T-70	70	15	20	32-Lead TSOP
W27L01T-90	90	15	20	32-Lead TSOP

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

12. PACKAGE DIMENSIONS

32-Lead PLCC




32-Lead STSOP (8 x 14 mm)





Package Dimensions, continued

32-Lead TSOP (8 x 20 mm)





13. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Apr. 2001	-	Initial Issued
A2	May 31, 2002	1, 5, 13	Modify Icc parameter from 10 mA to 15 mA
		1, 13, 14	Add in DIP package
		2, 3, 4, 6	Correct the Vcv(VPP) as VPE(VPP) under Erase Inhibit Mode
		3	Modify the Pin of VPP from VPE to VPP In the Erase Verify Mode
		6, 8	Modify TA = 25°C ±5°C to 25°C
		9	Modify Erase Waveform
		All	Delete VDD = 5.0V ±10%
A3	Feb. 20, 2003	1, 13, 14	Add in TSOP(8 x 20 mm) package
		1, 12, 13	Delete DIP package



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu District, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*