承永資訊科技
CYRUSTEK CO.

ES51991
11,000 Counts ADC

Features

- Max. 11,000 counts resolution
- Conversion rate selectable by MPU command: 1.6/s → 128/s
- Input signal full scale: 110mV
- 50/60Hz line noise rejection selectable by MPU command
- Low battery detection
- 3-wire serial bus and EOC signal for MPU I/O port
- -3V power operation with internal charge pumping circuit
- MPU I/O power level selectable by external control pin
- Zero calibration for eliminating offset error
- On-chip buzzer driving and frequency selectable by MPU command
- Support sleep mode by external CS(chip-select) pin

Application


Clamp meter
Thermometer
Portable instrumentation

Description

ES51991 is an 11000-count dual-slope analog-to-digital converter (ADC). The conversion rate and buzzer frequency can be selected or decided by an external microprocessor. The conversion rate can be varied from 1.6 time/sec to 128 times/sec under 4MHz/12MHz crystal oscillation clock. Besides, ES51991 also provides low battery detection, power-down mode, 50/60Hz line noise rejection selection, and I/O port level selection for flexible design.

Pin Assignment

SSOP-28L



Pin Description

Pin No	Symbol	Type	Description
1	V-	P	Negative supply voltage. Connecting to 3V battery negative terminal.
2	AGND	G	Analog ground
3	V12	O	Output of band-gap voltage reference. Typically –1.23V
4	CAZ	I	Auto-zero capacitor connection.
5	CINT	O	Integrator output. Connect to integral capacitor
6	CREF+	I/O	Positive connection for reference capacitor.
7	CREF-	I/O	Negative connection for reference capacitor.
8	REF+	I	Differential reference high voltage input.
9	REF-	I	Differential reference low voltage input.
10	BUF	O	Buffer output pin. Connect to integral resistor
11	RAZ	O	Buffer output pin in high-speed mode. Connect to high-speed integral resistor.
12	VIN+	I	Analog differential high signal input.
13	VIN-	I	Analog differential low signal input.
14	NC	-	Not connected
15	SDATA	I/O	Serial data I/O pin. Nch open-drain output.
16	SCLK	I	Serial clock input pin.
17	EOC	O	An indicator for ADC conversion ending.
18	BUZout	O	Buzzer frequency output
19	uP_VCC	I	MPU I/O port power level selection
20	OSC2	O	Crystal oscillation connection
21	OSC1	I	Crystal oscillation connection
22	C-	O	Negative capacitor connection for on-chip DC-DC converter.
23	C+	O	Positive capacitor connection for on-chip DC-DC converter.
24	CS	I	Chip select input pin. Pull to Low to enter power down mode.
25	I/O_control	I	MPU I/O port ground level selection
26	LBAT	I	Low battery configuration. If 3V battery is used, connect it to AGND. The default low-battery threshold voltage is –2.3V. If 9V or other battery voltage is used, the low battery annunciator is displayed when the voltage of this pin is less than V12
27	DGND	G	Digital ground
28	V+	O/P	Output of on-chip DC-DC converter.

Function description

1. Dual Slope A/D－Four Phases Timing

ES51991 is a dual-slope analog-to-digital converter (ADC). Figure 1 is a structure of dual-slope integrator. Its measurement cycle has two distinct phases: input signal integration (INT) phase and reference voltage integration (DINT) phase.

In INT phase, the input signal is integrated for a fixed time period, then A/D enters DINT phase in which an opposite polarity constant reference voltage is integrated until the integrator output voltage becomes to zero. Since both the time period for input signal integration and the amount of reference voltage are fixed, thus the de-integration time is proportional to the input signal. Hence, we can define the mathematical equation about input signal, reference voltage integration (see Figure 1.):

$$\frac{1}{Buf \times C\,\text{int}} \int_0^{T_{INT}} V_{IN}(t)dt = \frac{1}{Buf \times C\,\text{int}} \times V_{REF} \times T_{DINT}$$

where, $V_{IN}(t)$ = input signal

V_{REF} = reference voltage

T_{INT} = integration time (fixed)

T_{DINT} = de-integration time (proportional to $V_{IN}(t)$)




Figure 1. the structure of dual-slope integrator and its output waveform.

If $V_{IN}(t)$ is a constant, we can rewrite above equation:

$$T_{DINT} = \frac{T_{INT}}{V_{REF}} \times V_{IN}$$

Besides the INT phase and DINT phase, ES51991 exploits auto zero (AZ) phase and zero integration (ZI) phase to achieve accurate measurement. In AZ phase, the system offset is stored. The offset error will be eliminated in DINT phase. Thus a higher accuracy could be obtained. In ZI phase, the internal status will be recovered quickly to that of zero input. Thus the succeeding measurements won't be disturbed by current measurement especially in case of overload.

As mentioned above, the measurement cycle of ES51991 contains four phases:

(1) auto zero phase (AZ)
(2) input signal integration phase (INT)
(3) reference voltage integration phase (DINT)
(4) zero integration phase (ZI)

The time ratios of these four phases, AZ, INT, DINT and ZI to the entire measurement cycle are 8.8%, 32%, 35.2% and 24% respectively. However the actual duration of each phase depends on conversion rate. An example is shown in the table below. A user can easily deduce other cases based on the table.

Voltage:

CR (times/sec)	ZI (ms)	AZ (ms)	INT (ms)	DINT (ms)
8	**30**	**11**	**40**	**44**

Note: reference voltage = -100 mV.

Voltge+PEAK:

CR (times/sec)	ZI (ms)	AZ (ms)	INT (ms)	DINT (ms)
8	**30**	**11**	**40**	**60**

Note: reference voltage = -100 mV.

2. Component Value Selection for ADC

For various application requirements on conversion rate and input full range, we suggest nominal values for external components of ADC in Figure 1 to obtain better performance. Under default condition with operating clock = 12 MHz:

(1) conversion rate = 8 times/sec
(2) reference voltage = -100 mV
(3) input signal full scale = 110 mV (sensitivity = 10 uV)

We suggest that Cint = 68 nF, Buf = 56 kΩ

If a user selects a different conversion rate rather than default, the integration capacitor Cint value must be changed according to the following rule for better performance:

Cint × (conversion rate) = (68 nF) × (8 times/sec).

A smaller Cint reduces the input full range. However a larger Cint might have weaker noise immunity than the suggested one.


A user could enlarge the input full range by changing reference voltage (Vref) and the amount of integration resistor (Buf). For example, if Vref & Buf are enlarged as twice than the default values then the input full range becomes 220 mV. The input full range can be enlarged up to 1.1V (10 times than the default case). We list general rules in below which might be helpful in determining component values.

Buf / (reference voltage) = 56 kΩ / (-100 mV)


3. Special function

3.1 Zero and RZero Calibration


The Zero and RZero calibration are designed for removing the error rise from the propagation delay of internal component. In Zero or RZero calibration mode, ES51991 outputs a calibration value. The normal measurement value must minus the calibration value to cancel the error and obtain a more accurate value. The following block diagram performs the difference between basic structures of normal mode, Zero calibration and RZero Calibration. We suggest users to do zero-calibration in most applications.



(a) Normal mode



(b) Zero mode



(c) RZero mode

3.2 Buzzer Setup


When the bit **BUZ** of ID Byte is set to "H", the BUZOUT will output a square signal of MPU I/O swing level to drive a external buzzer. The buzzer frequency is determined by the bits B0/B1/B2 of STATUS Byte3. The configuration of buzzer frequency is listed at the following table.

B2/B1/B0	BUZout (kHz)
111	4.00
110	3.33
101	3.08
100	2.67
011	2.22
010	2.00
001	1.33
000	1.00

3.3 Low Battery Detection

In a case of 3V battery power, the pin LBAT must be shorted to AGND. And the system will have low battery detection level about 2.3V. In another case of 9V or other battery power, the low battery detection happens when the voltage of LBAT is less than –1.23V below GND. And the bit LBAT of STATUS Byte3 will be set to high. A recommended application is shown as following:

Low battery test (9V)



The low battery detection level is around 7V


3.4 Sleep Mode

When the pin CS is connected to V- or GND (depended on I/O_control level), the ES51991 will enter sleep mode. In Sleep mode, the chip draws a little supply current. It could extend the battery life. To leave sleep mode or stay in normal mode, the pin CS must be connected to AGND or floating.

4. MPU I/O function definition


Write command:

ID byte, Status byte1, Status byte2, Status byte3




Read command:

ID byte, Status byte1, Status byte2, Status byte3, Data byte1, Data byte2



Start and Stop bit



ID byte:

1	1	0	0	0	1	BUZ	R/W

Status byte1:

0	0	C0	C1	C2	SIGN	SEL4M	X

Status byte2:

S60	RZERO	ZERO	0	X	X	X	X

Status byte3:

0	0	B0	B1	B2	LBAT	X	X

Data byte1:

D0	D1	D2	D3	D4	D5	D6	D7

Data byte2:

D8	D9	D10	D11	D12	D13	X	X

R/W: set to “H” is in read mode, set to “L” is in write mode

C2/C1/C0/S60: Conversion rate selection, the default is [0000]

C2/C1/C0	S60	
	L	H
101	128/s	128/s
100	96/s	96/s
011	64/s	76.8/s
010	32/s	38.4/s
001	16/s!	19.2/s*
000	8/s!	9.6/s*
110	3.2/s!*	3.84/s*
111	1.6/s!*	1.92/s*

Crystal: 12MHz

!: 50Hz line noise rejection, *: 60Hz line noise rejection

SEL4M: “H” is XTAL is 4MHz version, “L” is default 12MHz XTAL

C2/C1/C0	S60
	X
101	128/s
100	64/s
011	64/s
010	32/s
001	16/s!
000	8/s!
110	3.2/s!*
111	1.6/s!*

Crystal :4MHz

SIGN: “H” is negative, “L” is positive

LBAT: “H” is low battery detection flag active, the default is “L”


RZERO: “H” is RZero calibration mode “ON”, the default is “L”

ZERO: “H” is Zero calibration mode “ON”, the default is “L”


B2/B1/B0: Buzzer frequency selection (independent with conversion rate)

BUZ: “H” is buzzer turn on and “L” is turn off, the default is turn off.

Buzzer ON



Buzzer OFF



D13-D0: ADC output data. Binary code format.

5. Power and I/O output level selection


Power

- Charge pump output for positive supply voltage(V+)
- External DC source to V+ is available by floating the charge pump capacitor


I/O output level selectable

- uP_VCC provided by external DC source (the same high level with MPU)
- A control pin (I/O_control) selects the low level to –3V(V-) or 0V(DGND)


uP_VCC	I/O_control	I/O level		Example
		H	L	
3	H	+3V	0V	Ex.1
3	L	+3V	-3V	Ex.2
0	L	0V	-3V	Ex.3


ES5199X
C-
V+
uP_VCC
+3V
C+
I/O_control
SCLK
SDATA
EOC
BUZOUT
CS
+3V
0V
GND
V-
-3V

Ex.1


ES5199X
C-
V+
uP_VCC
+3V
C+
I/O_control
SCLK
SDATA
EOC
BUZOUT
CS
+3V
-3V
GND
V-
-3V

Ex.2


ES5199X
C-
V+
uP_VCC
C+
I/O_control
SCLK
SDATA
EOC
BUZOUT
CS
0V
-3V
GND
V-
-3V

Ex.3

Absolute Maximum Ratings

Characteristic	Rating
Supply Voltage (V- to AGND)	-3.6V
Analog Input Voltage	V- -0.6 to V+ +0.6
V+	V+ ≥ (AGND/DGND+0.5V)
AGND/DGND	AGND/DGND ≥ (V- -0.5V)
Digital Input	V- -0.6 to DGND +0.6 or V+ +0.6
Power Dissipation. Flat Package	500mW
Operating Temperature	0℃ to 70℃
Storage Temperature	-25℃ to 125℃

DC Electrical Characteristics

TA=25℃, V_{CM}=0V, V- = -3V

Parameter	Symbol	Test Condition	Min.	Typ.	Max	Units
Power supply	V-		-3.3	-3.0	-2.5	V
Operating supply current Conversion rate = 8/sec.	I_{DD}	Normal operation (XTAL=12MHz)	—	2.0	2.2	mA
	I_{SS}	In sleep mode	—	2.5	5	μA
Voltage roll-over error	REV		—	—	±0.05	%F.S[1]
Voltage nonlinearity	NLV	Best case straight line	—	—	±0.05	%F.S
Input Leakage				1	10	pA
Low battery flag voltage		V- to AGND	-2.4	-2.3	-2.2	V
Internal pull-high to uP_Vcc current		CS (uP_Vcc=3V)		5		uA
		CS(uP_Vcc=0V)		1.5		
Internal pull-low to V- current		I/O_control (V-=-3V)		1.5		uA
Zero input reading		10MΩ input resistor zero cal. by MPU	-000	000	+000	counts
Reference voltage and open circuit voltage for 110Ω measurement	V_{REF}	100KΩ resistor between VRH and AGND	-1.33	-1.23	-1.13	V
Reference voltage temperature coefficient	TC_{RF}	100KΩ resister Between VRH 0℃<TA<70℃	—	50	—	ppm/℃


Note:

1.Full Scale


AC Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
SCLK clock frequency	f_{SCLK}	-	-	100	kHz
SCLK clock time "L"	t_{LOW}	4.7	-	-	us
SLCK clock time "H"	t_{HIGH}	4.0	-	-	
SDATA output delay time	t_{AA}	0.1	-	3.5	
SDATA output hold time	t_{DH}	100	-	-	ns
Start condition setup time	$t_{SU.STA}$	4.7	-	-	us
Start condition hold time	$t_{HD.STA}$	4.0	-	-	
Data input setup time	$t_{SU.DAT}$	200	-	-	ns
Data input hold time	$t_{HD.DAT}$	0	-	-	
Stop condition setup time	$t_{SU.STO}$	4.7	-	-	us
SCLK/SDATA rising time	t_R	-	-	1.0	
SCLK/SDATA falling time	t_F	-	-	0.3	
Bus release time	t_{BUF}	4.7	-	-	
EOC setup time in read mode	$t_{SU.EOC}$	0			ns
EOC hold time in read mode	$t_{HD.EOC}$	0	-	-	ns


I/O timing diagram



Read mode EOC timing diagram



Application example



Note:

Zener diodes in above circuit are used for IC protection, so MUST be soldered on PCB first.


***1*2*3*4: Depend on power design**

**** Depends on conversion rates setting: V-=-3.0V**

(a)Conversion rate	(b)C_{INT}(uF)	(c)R_{BUF}(kΩ)	(a)Conversion rate	(b)C_{INT}(uF)	(c)R_{BUF}(kΩ)
128/s	0.01	22	16/s	0.068	27
96/s	0.01	30	9.6/s	0.047	68
76.8/s	0.01	39	8/s	0.068	56
64/s	0.022	22	3.84/s	0.1	82
38.4/s	0.022	36	3.2/s	0.1	91
32/s	0.033	27	1.92/s	0.22	68
19.2/s	0.033	47	1.6/s	0.22	91

***** R=10~22MΩ resistor is optional**

Product Outline: SSOP-28L



SYMBOLS	MIN.	MAX.
A	0.053	0.069
A1	0.004	0.010
A2	–	0.059
b	0.008	0.012
D	0.386	0.394
E1	0.150	0.157
e	0.025 BASIC	
E	0.228	0.244
L	0.016	0.050
θ°	0	8

UNIT : INCH

NOTES:
1.JEDEC OUTLINE : MO-137 AF
2.DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15mm (0.006in) PER SIDE.
3.DIMENSIONS "E1" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm (0.010in) PER SIDE.