## FEATURES

## Dual independent digitally controlled VGA

Differential input and output
$150 \Omega$ differential input
Open-collector differential output
7.8 dB noise figure to 100 MHz @ maximum gain

HD2/HD3 better than 77 dBc for 1 V p-p differential output
-3 dB bandwidth of 150 MHz
41 dB gain range
1 dB step size $\pm 0.2 \mathrm{~dB}$
Serial 8-bit bidirectional SPI control interface
Wide input dynamic range
Pin-programmable output stage
Power-down feature
Single 5 V supply: 106 mA per channel
32-lead LFCSP, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ package

## APPLICATIONS

Differential ADC drivers
CMTS upstream direct sampling receivers
CATV modem signal scaling
Generic RF/IF gain stages
Single-ended-to-differential conversion

## GENERAL DESCRIPTION

The AD8372 is a dual, digitally controlled, variable gain amplifier that provides precise gain control, high IP3, and low noise figure. The excellent distortion performance and moderate signal bandwidth make the AD8372 a suitable gain control device for a variety of multichannel receiver applications.

For wide input dynamic range applications, the AD8372 provides a broad 41 dB gain range. The gain is programmed through a bidirectional 4-pin serial interface. The serial interface consists of a clock, latch, data input, and data output lines for each channel.

The AD8372 provides the ability to set the transconductance of the output stage using a single external resistor. The RXT1 and RXT2 pins provide a band gap derived stable reference voltage of 1.56 V . Typically $2.0 \mathrm{k} \Omega$ shunt resistors to ground are used to set the maximum gain to a nominal value of 31 dB . The current


Figure 1.
setting resistors can be adjusted to manipulate the gain and distortion performance of each channel. This is a flexible feature in applications where it is desirable to trade off distortion performance for lower power consumption.

The AD8372 is powered on by applying the appropriate logic level to the ENB1, ENB2 pins. When powered down, the AD8372 consumes less than 2.6 mA and offers excellent input-to-output isolation. The gain setting is preserved when powered down.
Fabricated on an Analog Devices high frequency BiCMOS process, the AD8372 provides precise gain adjustment capabilities with good distortion performance. The quiescent current of the AD8372 is typically 106 mA per channel. The AD8372 amplifier comes in a compact, thermally enhanced $5 \mathrm{~mm} \times 5 \mathrm{~mm} 32$-lead LFCSP package and operates over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD8372

## TABLE OF CONTENTS



## REVISION HISTORY

## 11/07—Revision 0: Initial Version

Pin Configuration and Function Descriptions ..... 7

## 1/07 Revision 0:Int Version

Typical Performance Characteristics .....  8
Theory of Operation ..... 10
Single-Ended and Differential Signals ..... 10
Passive Filter Techniques ..... 10
Digital Gain Control ..... 10
Driving Analog-to-Digital Converters ..... 10
Evaluation Board Schematic ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=150 \Omega, \mathrm{Z}_{\mathrm{L}}=250 \Omega$ at $35 \mathrm{MHz}, 1 \mathrm{~V}$ p-p differential output, $\mathrm{RXT} 1=\mathrm{RXT} 2=2.0 \mathrm{k} \Omega$, unless otherwise noted.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE -3 dB Bandwidth | Vout < 1 V p-p, Cload < 3pF |  | 130 |  | MHz |
| INPUT STAGE <br> Maximum Input Swing at Each Input Pin Input Resistance Common-Mode Input Voltage CMRR | Pin IPCI, Pin INC1, Pin IPC2, and Pin INC2 <br> Differential <br> Gain code $=1 \times 101010$ (max gain) |  | $\begin{aligned} & 5 \\ & 150 \\ & 2.4 \\ & 55 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & \Omega \\ & V \\ & d B \end{aligned}$ |
| GAIN <br> Maximum Voltage Gain <br> Minimum Voltage Gain <br> Gain Step Size <br> Gain Step Accuracy <br> Gain Flatness <br> Gain Temperature Sensitivity Step Response | Gain code $=1 \times 101010$ <br> Gain code $=1 \times 000001$ <br> From gain code $1 \times 000001$ to $1 \times 101010$ <br> From gain code 1x000001 to 1x101010 <br> Gain code $=1 \times 101010$, from 5 MHz to 65 MHz <br> Gain code $=1 \times 101010$ <br> For 6 dB gain step, $10 \%$ settling |  | $\begin{aligned} & 32 \\ & -9 \\ & 1.0 \\ & \pm 0.3 \\ & 0.7 \\ & 7.5 \\ & 20 \\ & \hline \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> $\mathrm{mdB} /{ }^{\circ} \mathrm{C}$ <br> ns |
| OUTPUT STAGE Output Voltage Swing Output Resistance Channel Isolation | Pin OPCI, Pin ONC1, Pin OPC2, and Pin ONC2 <br> At P1dB, gain code $=1 \times 101010$ <br> Differential <br> Measured at differential output for differential input applied to alternate channel |  | $\begin{aligned} & 9 \\ & 3.5 \\ & 55 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & k \Omega \\ & d B \end{aligned}$ |
| NOISE/HARMONIC PERFORMANCE <br> 5 MHz <br> Noise Figure <br> Second Harmonic <br> Third Harmonic <br> Output IP3 <br> Output 1 dB Compression Point <br> 35 MHz <br> Noise Figure <br> Second Harmonic <br> Third Harmonic <br> Output IP3 <br> Output 1 dB Compression Point <br> 65 MHz <br> Noise Figure <br> Second Harmonic <br> Third Harmonic <br> Output IP3 <br> Output 1 dB Compression Point <br> 85 MHz <br> Noise Figure <br> Second Harmonic <br> Third Harmonic <br> Output IP3 <br> Output 1 dB Compression Point | Gain code $=1 \times 101010$ (max gain) <br> Gain code $=1 \times 101010$ (max gain) <br> Gain code $=1 \times 101010($ max gain $)$ <br> Gain code $=1 \times 101010$ |  | $\begin{aligned} & 7.8 \\ & 79 \\ & 91 \\ & 32 \\ & 18.2 \\ & 7.8 \\ & 79 \\ & 87 \\ & 35 \\ & 18.1 \\ & 7.9 \\ & 78 \\ & 85 \\ & 35 \\ & 17.9 \\ & \\ & 8.1 \\ & 77 \\ & 85 \\ & 35 \\ & 17.7 \end{aligned}$ |  | dB <br> dBC <br> dBc <br> dBm <br> dBm <br> dB <br> dBc <br> dBc <br> dBm <br> dBm <br> dB <br> dBc <br> dBc <br> dBm <br> dBm <br> dB <br> dBc <br> dBc <br> dBm <br> dBm |

## AD8372

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER INTERFACE <br> Supply Voltage <br> Quiescent Current per Channel <br> vs. Temperature <br> Power-Down Current, Both Channels vs. Temperature | Thermal connection made to exposed paddle under device $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ <br> ENB1 and ENB2 low $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 4.5 | 106 1.2 | $\begin{aligned} & 5.5 \\ & 135 \\ & 1.3 \end{aligned}$ | V <br> mA <br> mA <br> $m A$ <br> mA |
| ENABLE INTERFACE <br> Enable Threshold <br> ENB1, ENB2 Input Bias Current | Pin ENB1 and Pin ENB2 <br> Minimum voltage to enable the device ENB1, ENB2 $=0 \mathrm{~V}$ |  | 400 | 0.8 | $\begin{aligned} & \text { V } \\ & \text { nA } \end{aligned}$ |
| GAIN CONTROL INTERFACE <br> $\mathrm{V}_{\mathrm{IH}}$ <br> Input Bias Current <br> Serial Port Output Feedthrough | Pin CLK1, Pin CLK2, Pin SDI1, Pin SDI2, Pin SDO1, Pin SDO2, Pin LCH1, and Pin LCH2 <br> Minimum voltage for a logic high <br> Worse-case feedthrough from CLK1, CLK2, SDI1, SDI2, SDO1, SDO2, LCH1, LCH2 to OPC1 and ONC2, or OPC2 and ONC2 | 2.4 | 400 -60 |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{nA} \\ & \mathrm{~dB} \end{aligned}$ |

Table 2. Gain Code vs. Voltage Gain Look-Up Table

| 8-Bit Binary Gain Code ${ }^{1}$ | Voltage Gain (dB) |
| :--- | :--- |
| RW DC 000000 | $<-60$ |
| RW DC 000001 | -9 |
| RW DC 000010 | -8 |
| RW DC 000011 | -7 |
| RW DC 000100 | -6 |
| RW DC 000101 | -5 |
| RW DC 000110 | -4 |
| RW DC 000111 | -3 |
| RW DC 001000 | -2 |
| RW DC 001001 | -1 |
| RW DC 001010 | 0 |
| RW DC 001011 | +1 |
| RW DC 001100 | +2 |
| RW DC 001101 | +3 |
| RW DC 001110 | +4 |
| RW DC 001111 | +5 |
| RW DC 010000 | +6 |
| RW DC 010001 | +7 |
| RW DC 010010 | +8 |
| RW DC 010011 | +9 |
| RW DC 010100 | +10 |
| RW DC 010101 | +11 |

[^0]| 8-Bit Binary Gain Code ${ }^{\mathbf{1}}$ | Voltage Gain (dB) |
| :--- | :--- |
| RW DC 010110 | +12 |
| RW DC 010111 | +13 |
| RW DC 011000 | +14 |
| RW DC 011001 | +15 |
| RW DC 011010 | +16 |
| RW DC 011011 | +17 |
| RW DC 011100 | +18 |
| RW DC 011101 | +19 |
| RW DC 011110 | +20 |
| RW DC 011111 | +21 |
| RW DC 100000 | +22 |
| RW DC 100001 | +23 |
| RW DC 100010 | +24 |
| RW DC 100011 | +25 |
| RW DC 100100 | +26 |
| RW DC 100101 | +27 |
| RW DC 100110 | +28 |
| RW DC 100111 | +29 |
| RW DC 101000 | +30 |
| RW DC 101001 | +31 |
| RW DC 101010 | +32 |
| RW DC 101011 | $<-60$ |

## SERIAL CONTROL INTERFACE TIMING



NOTES

1. THE FIRST SDI BIT DETERMINES WHETHER THE PART IS WRITING TO OR READING FROM THE INTERNAL GAIN WORD REGISTER. FOR A WRITE OPERATION, THE FIRST BIT SHOULD BE A HIGH LOGIC LEVEL, FOR A READ OPERATION THE FIRST BIT SHOULD BE A LOGIC 1. THE GAIN WORD BIT IS THEN REGISTERED INTO THE SDI PIN ON THE NEXT RISING CLOCK.

Figure 2. Write Mode Timing Diagram


NOTES

1. THE GAIN WORD BIT IS UPDATED AT THE SDO PIN ON THE FALLING CLOCK EDGE.

Figure 3. Read Mode Timing Diagram

Table 3. Serial Programming Timing Parameters

| Parameter | Min | Unit |
| :---: | :---: | :---: |
| Clock Pulse Width (tpw) | 10 | ns |
| Clock Period ( $\mathrm{c}_{\mathrm{ck}}$ ) | 20 | ns |
| Write Mode |  |  |
| Setup Time Data vs. Clock (tos) | 0.0 | ns |
| Hold Time Data vs. Clock (tDH) | 1.6 | ns |
| Setup Time Latch vs. Clock (tıs) | -1.8 | ns |
| Hold Time Latch vs. Clock ( t LH $^{\text {) }}$ | 2.0 | ns |
| Read Mode |  |  |
| Clock to Data Out ( $\mathrm{t}_{\mathrm{D}}$ ) | 4.5 | ns |

ABSOLUTE MAXIMUM RATINGS
Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{S}}$ | 5.5 V |
| ENB1, ENB2, SDI1, SDI2, SDO1, SDO2, | $\mathrm{V}_{\mathrm{s}}+500 \mathrm{mV}$ |
| $\quad$ CLK1, CLK2, LCH1, LCH2 |  |
| Differential Input Voltage, $\mathrm{V}_{\text {IPC1 }}-\mathrm{V}_{\text {INC1 }}$, | V p-p |
| $\quad \mathrm{V}_{\text {IPC2 }}-\mathrm{V}_{\text {IIC2 }}$ |  |
| Internal Power Dissipation | 1.4 W |
| $\theta_{\mathrm{JA}}$ (Exposed Paddle Soldered Down) | $34.6^{\circ} \mathrm{C} / \mathrm{W}^{1,2}$ |
| $\theta_{\mathrm{JC}}$ (At Exposed Paddle) | $3.6^{\circ} \mathrm{C} / \mathrm{W}^{2}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

[^1]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | DVS1 | Digital Supply Pin for Channel 1 |
| 2 | LCH1 | Latch Input for Channel 1 |
| 3 | SDI1 | Serial Data Input for Channel 1 |
| 4 | CLK1 | Clock Input for Channel 1 |
| 5 | CLK2 | Clock Input for Channel 2 |
| 6 | SDI2 | Serial Data Input for Channel 2 |
| 7 | LCH2 | Serial Data Input for Channel 2 Latch Input for Channel 2 |
| 8 | DVS2 | Digital Supply Pin for Channel 2 |
| 9 | DGD2 | Digital Ground for Channel 2 |
| 10 | INC2 | Negative Input for Channel 2 |
| 11 | IPC2 | Positive Input for Channel 2 |
| 12 | REF2 | Reference Voltage for Channel 2 |
| 13 | RXT2 | External Bias Setting Resistor Connection for Channel 2 |
| 14 | AGD2 | Analog Ground for Channel 2 |
| 15 | ENB2 | Chip Enable Pin for Channel 2 |
| 16 | AVS2 | Analog Supply Pin for Channel 2 |
| 17 | OPC2 | Positive Output for Channel 2 |
| 18 | ONC2 | Negative Output for Channel 2 |
| 19 | AGD2 | Analog Ground for Channel 2 |
| 20 | SDO2 | Serial Data Output for Channel 2 |
| 21 | SDO1 | Serial Data Output for Channel 1 |
| 22 | AGD1 | Analog Ground for Channel 1 |
| 23 | ONC1 | Negative Output for Channel 1 |
| 24 | OPC1 | Positive Output for Channel 1 |
| 25 | AVS1 | Analog Supply Pin for Channel 1 |
| 26 | ENB1 | Chip Enable Pin for Channel 1 |
| 27 | AGD1 | Analog Ground for Channel 1 |
| 28 | RXT1 | External Bias Setting Resistor Connection for Channel 1 |
| 29 | REF1 | Reference Voltage for Channel 1 |
| 30 | IPC1 | Positive Input for Channel 1 |
| 31 | INC1 | Negative Input for Channel 1 |
| 32 | DGD1 | Digital Ground for Channel 1 |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=150 \Omega, \mathrm{Z}_{\mathrm{L}}=250 \Omega, 1 \mathrm{~V}$ p-p differential output, both channels enabled, unless otherwise noted.


Figure 5. Gain vs. Frequency by Gain Code (All Codes), Differential In, Differential Out


Figure 6. $2^{\text {nd }}$ and $3^{\text {rd }}$ Harmonic Distortion


Figure 7. OIP2 and OIP3


Figure 8. P1dB, Maximum Gain


Figure 9. Input Equivalent Parallel Impedance


Figure 10. CMRR vs. Frequency


Figure 11. Noise Figure vs. Frequency


Figure 12. Isolation, Input to Opposite Output at Maximum Gain (To calculate output to output gain, subtract 29 dB from this plot)


Figure 13. AD8372 Response to $6 d B$ Step Change in Gain (Gain Register Setting 36 to Setting 42); Falling Edge Shown is Serial Clock Input Edge

## AD8372

## THEORY OF OPERATION

The AD8372 is a dual differential variable gain amplifier. Each amplifier consists of a $150 \Omega$ digitally controlled 6 dB attenuator followed by a 1 dB vernier and a fixed gain transconductance amplifier.
The differential output on each amplifier consists of a pair of open-collector transistors. It is recommended that each opencollector output be biased to +5 V with a high value inductor. A $33 \mu \mathrm{H}$ inductor, such as the Coilcraft ${ }^{\circ}$ 1812LS-333XJL, is an excellent choice for this component. A $250 \Omega$ resistor should be placed across the differential outputs to provide a current-tovoltage conversion and as a source impedance for passive filtering, post AD8372.
The gain for each side is based on a $250 \Omega$ differential load and varies as the $R_{\text {LOAD }}$ changes per the following equations:

$$
\begin{aligned}
& \text { Gain }=20 \log \left(R_{L O A D} / 250\right), \text { for voltage gain } \\
& \text { Gain }=10 \log \left(R_{L O A D} / 250\right), \text { for power gain }
\end{aligned}
$$

The dependency of the gain on the load is due to the opencollector output stage that is biased using external chokes. The inductance of the chokes and the resistance of the load determine the low frequency pole of the amplifier. The high frequency pole is set by the parasitic capacitance of the chokes and outputs in parallel with the output resistance.
The total supply current of 106 mA per side consists of 70 mA for the combined outputs and about 36 mA through the power supply pins. Each side has an external resistor ( $\mathrm{R}_{\mathrm{ExT}}$ ) to ground to set the transconductance of the output stage. For optimum distortion, 106 mA total current per side is recommended, making the Rext value about $2.0 \mathrm{k} \Omega$. Each side has a 2.4 V reference pin and that same common-mode voltage appears on the inputs. This reference should be decoupled using a $0.1 \mu \mathrm{~F}$ capacitor. The part can be powered down to less than 2.6 mA by setting the ENB pin low for the appropriate side.
The noise figure of the AD 8372 is 7.8 dB at maximum gain and increases as the gain is reduced. The increase in noise figure is equal to the reduction in gain.
The linearity of the part measured at the output is first-order independent of the gain setting.
Layout considerations should include minimizing capacitance on the outputs by avoiding ground planes under the chokes, and equalizing the output line lengths for phase balance.

## SINGLE-ENDED AND DIFFERENTIAL SIGNALS

The AD8372 was designed to be used by applying differential signals to the inputs and using the differential output drive of the device to drive the next device in the signal chain. The excellent distortion performance of the AD8372 is due
primarily to the use of differential signaling techniques to cancel various distortion components in the device. In addition, all ac characterization was done using differential signal paths. Using this device with either the input or the output in a singleended circuit significantly degrades the overall performance of the AD8372.

## PASSIVE FILTER TECHNIQUES

The AD8372 has a $100 \Omega$ differential input impedance. For optimal performance, the differential output load should be $250 \Omega$. When designing passive filters around the AD8372, these impedances must be taken into account.

## DIGITAL GAIN CONTROL

The digital gain control interface consists of four pins: SDI, SDO, CLK, and LATCH. The interface is active when the LATCH pin is shifted low. Gain words are written into the AD8372 via the SDI pin, and read back from the SDO pin. The first bit clocked into the data input pin determines whether the interface is in write or read mode. The second bit is a don't care bit, while the remaining six bits program the gain. In read mode, the SDO pin clocks out the 6-bit gain word, LSB to MSB. The gain can be programmed between -9 dB and 32 dB in 1 dB steps. Timing details are given in Figure 2 and Figure 3. The gain code table is given in Table 3.

## DRIVING ANALOG-TO-DIGITAL CONVERTERS

The AD8372 was designed with the intention of driving high speed, high dynamic range ADCs. The circuit in Figure 14 represents a simplified front end of one-half of the AD8372 dual VGA driving an AD9445 14-bit, 125 MHz analog-to-digital converter. The input of the AD8372 is driven differentially using a 1:3 impedance ratio transformer, which also matches the $150 \Omega$ input resistance to a $50 \Omega$ source. The open-collector outputs are biased through the $33 \mu \mathrm{H}$ inductors and are accoupled from the $142 \Omega$ load resistors that, in parallel with the $2 \mathrm{k} \Omega$ input resistance of the ADC, provide a $250 \Omega$ load for gain accuracy. The ADC is ac-coupled from the $142 \Omega$ resistors to negate a dc affect on the input common-mode voltage of the AD9445. Including the series $33 \Omega$ resistors improves the isolation of the AD8372 from the switching currents caused by the ADC input sample and hold. The AD9445 represents a $2 \mathrm{k} \Omega$ differential load and requires a 2 V p-p signal when VREF $=1 \mathrm{~V}$ for a full-scale output. This circuit provides variable gain, isolation, and source matching for the AD9445. Using this circuit with the AD8372 in a gain of 32 dB (maximum gain), an SFDR performance of 74.5 dBc is achieved at 85 MHz . See Figure 15.


Figure 14. AD8372 Driving an AD9445 ADC


Figure 15. 74.5 dB SFDR Performance of the AD8372 Driving the AD9445 ADC

## AD8372

## EVALUATION BOARD SCHEMATIC



Figure 16. AD8372 Evaluation Board Schematic
Rev. $0 \mid$ Page 12 of 16

## OUTLINE DIMENSIONS



Figure 17. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Thin Quad (CP-32-2)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature <br> Range | Package Description | Package <br> Option | Ordering <br> Quantity |
| :--- | :--- | :--- | :--- | :--- |
| AD8372ACPZ-WP ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package [LFCSP_VQ], Waffle Pack <br> AD8372ACPZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CP-32-2 <br> 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ], 7" Reel <br> Evaluation Board |
| AD8372-EVALZ ${ }^{1}$ |  | CP-32-2 | 1,500 |  |

[^2]NOTES

NOTES

## AD8372

## NOTES


[^0]:    ${ }^{1}$ RW is the Read/Write bit, RW $=0$ for read mode, RW $=1$ for write mode. DC is the Don't Care bit.

[^1]:    ${ }^{1}$ Still air.
    ${ }^{2}$ All values are modeled using a standard 4-layer JEDEC test board with the pad soldered to the board and thermal vias in the board.

[^2]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

