



**N-Channel 100-V (D-S) MOSFET**
**GENERAL DESCRIPTION**

The ME15N10 is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

**PIN CONFIGURATION**

(TO-252-3L)

Top View



N-Channel MOSFET

**Ordering Information:** ME15N10 (Pb-free)

ME15N10-G (Green product-Halogen free)

**Absolute Maximum Ratings (T<sub>c</sub>=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current T <sub>c</sub> =25°C	I <sub>D</sub>	14.7	A
T <sub>c</sub> =70°C		13.6	
Pulsed Drain Current	I <sub>DM</sub>	59	A
Maximum Power Dissipation T <sub>c</sub> =25°C	P <sub>D</sub>	34.7	W
T <sub>c</sub> =70°C		22.2	
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Thermal Resistance-Junction to Case *	R <sub>θJC</sub>	3.6	°C/W

 \* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper


**N-Channel 100-V (D-S) MOSFET**
**Electrical Characteristics (T<sub>C</sub> =25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	100			V
V <sub>G(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V			1	μA
R <sub>D(on)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 8A		80	100	mΩ
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =8A, V <sub>GS</sub> =0V		0.9	1.2	V
<b>DYNAMIC</b>						
Q <sub>G</sub>	Total Gate Charge	V <sub>DS</sub> =80V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A		24		nC
Q <sub>G</sub>	Total Gate Charge			13		
Q <sub>GS</sub>	Gate-Source Charge	V <sub>DS</sub> =80V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		4.6		
Q <sub>GD</sub>	Gate-Drain Charge			7.6		
C <sub>ISS</sub>	Input Capacitance			882		pF
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		57		
C <sub>rss</sub>	Reverse Transfer Capacitance			44		
t <sub>d(on)</sub>	Turn-On Delay Time			14		ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>DS</sub> =50V, R <sub>L</sub> =5Ω,		33		
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> =10V, R <sub>G</sub> =1Ω		39		
t <sub>f</sub>	Turn-Off Fall Time	I <sub>D</sub> =1A		5		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)




N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### TO252-3L Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

