

Dual Ultrathin 2.5A or Single 5A Step-Down DC/DC μ Module Regulator

FEATURES

- Complete Solution in $<1\text{cm}^2$
- Wide Input Voltage Range: 3.6V to 20V
- 3.3V Input Compatible with V_{IN} Tied to INTV_{CC}
- 0.6V to 5.5V Output Voltage
- Dual 2.5A (3A Peak) or Single 5A Output Current
- $\pm 1.5\%$ Maximum Total Output Voltage Regulation Error Over Load, Line and Temperature
- Current Mode Control, Fast Transient Response
- External Frequency Synchronization
- Multiphase Parallelable with Current Sharing
- Output Voltage Tracking and Soft-Start Capability
- Selectable Burst Mode® Operation
- Overvoltage Input and Overtemperature Protection
- Power Good Indicators
- 6.25mm $\times$ 6.25mm $\times$ 1.82mm LGA and 6.25mm $\times$ 6.25mm $\times$ 2.42mm BGA Packages

APPLICATIONS

- General Purpose Point-of-Load Conversion
- Telecom, Networking and Industrial Equipment
- Medical Diagnostic Equipment
- Test and Debug Systems

DESCRIPTION

The LTM4622 is a complete dual 2.5A step-down switching mode μ Module® (powermodule) regulator in a tiny ultrathin 6.25mm $\times$ 6.25mm $\times$ 1.82mm LGA and 6.25mm $\times$ 6.25mm $\times$ 2.42mm BGA packages. Included in the package are the switching controller, power FETs, inductor and support components. Operating over an input voltage range of 3.6V to 20V, the LTM4622 supports an output voltage range of 0.6V to 5.5V, set by a single external resistor. Its high efficiency design delivers dual 2.5A continuous, 3A peak, output current. Only a few ceramic input and output capacitors are needed.

The LTM4622 supports selectable Burst Mode operation and output voltage tracking for supply rail sequencing. Its high switching frequency and current mode control enable a very fast transient response to line and load changes without sacrificing stability.


Fault protection features include input overvoltage, output overcurrent and overtemperature protection.

The LTM4622 is available with SnPb (BGA) or RoHS compliant terminal finish.


All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION

1.5V and 1V Dual Output DC/DC Step-Down μ Module Regulator



1.5V Output Efficiency vs Load Current




ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{IN1} , V_{IN2} -0.3V to 22V
 V_{OUT} -0.3V to 6V
 $PGOOD1$, $PGOOD2$ -0.3V to 18V
 $RUN1$, $RUN2$ -0.3V to $V_{IN} + 0.3V$
 $INTV_{CC}$, $TRACK/SS1$, $TRACK/SS2$ -0.3V to 3.6V
 $SYNC/MODE$, $COMP1$, $COMP2$,
 $FB1$, $FB2$ -0.3V to $INTV_{CC}$

Operating Internal Temperature Range
 (Note 2) -40°C to 125°C
 Storage Temperature Range -55°C to 125°C
 Peak Solder Reflow Body Temperature 260°C

PIN CONFIGURATION (See Pin Functions, Pin Configuration Table)



ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE TYPE	MSL RATING	TEMPERATURE RANGE (Note 2)
		DEVICE	FINISH CODE			
LTM4622EV#PBF	Au (RoHS)	LTM4622V	e4	LGA	4	-40°C to 125°C
LTM4622IV#PBF	Au (RoHS)	LTM4622V	e4	LGA	4	-40°C to 125°C
LTM4622EY#PBF	SAC305 (RoHS)	LTM4622Y	e1	BGA	4	-40°C to 125°C
LTM4622IY#PBF	SAC305 (RoHS)	LTM4622Y	e1	BGA	4	-40°C to 125°C
LTM4622IY	SnPb (63/37)	LTM4622Y	e0	BGA	4	-40°C to 125°C

- Device temperature grade is indicated by a label on the shipping container.
- Pad or ball finish code is per IPC/JEDEC J-STD-609.
- [BGA Package and Tray Drawings](#)
- This product is not recommended for second side reflow. This product is moisture sensitive. For more information, go to [Recommended BGA PCB Assembly and Manufacturing Procedures](#).

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel at $T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, unless otherwise noted per the typical application shown in Figure 24.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Switching Regulator Section: per Channel						
V_{IN1}	Input DC Voltage	●	3.6		20	V
V_{IN2}	Input DC Voltage	$3.6\text{V} < V_{IN1} < 20\text{V}$ ●	1.5		20	V
$V_{IN_3.3}$	3.3V Input DC Voltage	$V_{IN1} = V_{IN2} = \text{INTV}_{CC}$ ●	3.1	3.3	3.5	V
$V_{OUT(\text{RANGE})}$	Output Voltage Range	$V_{IN1} = V_{IN2} = 3.6\text{V to } 20\text{V}$ ●	0.6		5.5	V
$V_{OUT(\text{DC})}$	Output Voltage, Total Variation with Line and Load	$C_{IN} = 22\mu\text{F}$, $C_{OUT} = 100\mu\text{F}$ Ceramic, $R_{FB} = 40.2\text{k}$, $\text{MODE} = \text{INTV}_{CC}$, $V_{IN1} = V_{IN2} = 3.6\text{V to } 20\text{V}$, $I_{OUT} = 0\text{A to } 2.5\text{A}$ ●	1.477	1.50	1.523	V
V_{RUN}	RUN Pin On Threshold	RUN Threshold Rising RUN Threshold Falling	1.20 0.97	1.27 1.00	1.35 1.03	V V
$I_{Q(\text{VIN})}$	Input Supply Bias Current	$V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $\text{MODE} = \text{GND}$ $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $\text{MODE} = \text{INTV}_{CC}$ Shutdown, $\text{RUN1} = \text{RUN2} = 0$		11 500 45		mA μA μA
$I_{S(\text{VIN})}$	Input Supply Current	$V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 2.5\text{A}$		0.35		A
$I_{OUT(\text{DC})}$	Output Continuous Current Range	$V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$ (Note 3) ●	0		2.5	A
$\Delta V_{OUT}(\text{Line})/V_{OUT}$	Line Regulation Accuracy	$V_{OUT} = 1.5\text{V}$, $V_{IN1} = V_{IN2} = 3.6\text{V to } 20\text{V}$, $I_{OUT} = 0\text{A}$ ●		0.01	0.1	%/V
$\Delta V_{OUT}(\text{Load})/V_{OUT}$	Load Regulation Accuracy	$V_{OUT} = 1.5\text{V}$, $I_{OUT} = 0\text{A to } 2.5\text{A}$ ●		0.2	1.0	%
$V_{OUT(\text{AC})}$	Output Ripple Voltage	$I_{OUT} = 0\text{A}$, $C_{OUT} = 100\mu\text{F}$ Ceramic, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		5		mV
$\Delta V_{OUT(\text{START})}$	Turn-On Overshoot	$I_{OUT} = 0\text{A}$, $C_{OUT} = 100\mu\text{F}$ Ceramic, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		30		mV
t_{START}	Turn-On Time	$C_{OUT} = 100\mu\text{F}$ Ceramic, No Load, $\text{TRACK/SS} = 0.01\mu\text{F}$, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		4.3		ms
ΔV_{OUTLS}	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load, $C_{OUT} = 100\mu\text{F}$ Ceramic, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		100		mV
t_{SETTLE}	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, $C_{OUT} = 100\mu\text{F}$ Ceramic, $V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		20		μs
I_{OUTPK}	Output Current Limit	$V_{IN1} = V_{IN2} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$	3	4		A
V_{FB}	Voltage at FB Pin	$I_{OUT} = 0\text{A}$, $V_{OUT} = 1.5\text{V}$ ●	0.592	0.60	0.608	V
I_{FB}	Current at FB Pin	(Note 4)			± 30	nA
R_{FBHI}	Resistor Between V_{OUT} and FB Pins		60.00	60.40	60.80	k Ω
$I_{\text{TRACK/SS}}$	Track Pin Soft-Start Pull-Up Current	$\text{TRACK/SS} = 0\text{V}$		1.4		μA
t_{SS}	Internal Soft-Start Time	10% to 90% Rise Time (Note 4)		400	700	μs
$t_{\text{ON(MIN)}}$	Minimum On-Time	(Note 4)		20		ns
$t_{\text{OFF(MIN)}}$	Minimum Off-Time	(Note 4)		45		ns
V_{PGOOD}	PGOOD Trip Level	V_{FB} With Respect to Set Output V_{FB} Ramping Negative V_{FB} Ramping Positive		-8 8	-14 14	% %

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel at $T_A = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 12\text{V}$, unless otherwise noted per the typical application shown in Figure 24.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
R_{PGOOD}	PGOOD Pull-Down Resistance	1mA Load		20		Ω
V_{INTVCC}	Internal V_{CC} Voltage	$V_{IN1} = V_{IN2} = 3.6\text{V to } 20\text{V}$	3.1	3.3	3.5	V
V_{INTVCC} Load Reg	INTV _{CC} Load Regulation	$I_{CC} = 0\text{mA to } 50\text{mA}$		1.3		%
f_{OSC}	Oscillator Frequency			1		MHz
f_{SYNC}	Frequency Sync Range	With Respect to Set Frequency		± 30		%
I_{MODE}	MODE Input Current	MODE = INTV _{CC}		-1.5		μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.





Note 2: The LTM4622 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTM4622E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4622I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: See output current derating curves for different V_{IN} , V_{OUT} and T_A .


Note 4: 100% tested at wafer level.

Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


TYPICAL PERFORMANCE CHARACTERISTICS

Efficiency vs Load Current
at 5V_{IN}Efficiency vs Load Current
at 12V_{IN}Efficiency vs Load Current
at 3.3V_{IN}Burst Mode Efficiency,
12V_{IN}, 1.5V_{OUT}


1V Output Transient Response




1.2V Output Transient Response




1.5V Output Transient Response



1.8V Output Transient Response




2.5V Output Transient Response




TYPICAL PERFORMANCE CHARACTERISTICS


3.3V Output Transient Response




5V Output Transient Response




Start-Up with No Load Current Applied




Start-Up with 2.5A Load Current Applied




Short-Circuit with No Load Current Applied




Short-Circuit with 2.5A Load Current Applied




Recover from Short-Circuit with No Load Current Applied



Steady-State Output Voltage Ripple



Start-Up into Pre-Biased Output



PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

V_{IN1} (D3, E2), V_{IN2} (A2, B3): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between BOTH V_{IN1} and V_{IN2} pins and GND pins. Please note the module internal control circuitry is running off V_{IN1} . Channel 2 will not work without a voltage higher than 3.6V present at V_{IN1} .

GND (C1 to C2, B5, D5): Power Ground Pins for Both Input and Output Returns.

INTV_{CC} (C3): Internal 3.3V Regulator Output. The internal power drivers and control circuits are powered from this voltage. This pin is internally decoupled to GND with a 2.2 μ F low ESR ceramic capacitor. No additional external decoupling capacitor needed.

SYNC/MODE (C5): Mode Select and External Synchronization Input. Tie this pin to ground to force continuous synchronous operation at all output loads. Floating this pin or tying it to INTV_{CC} enables high efficiency Burst Mode operation at light loads. Drive this pin with a clock to synchronize the LTM4622 switching frequency. An internal phase-locked loop will force the bottom power NMOS's turn on signal to be synchronized with the rising edge of the clock signal. When this pin is driven with a clock, forced continuous mode is automatically selected.

V_{OUT1} (D1, E1), V_{OUT2} (A1, B1): Power Output Pins of Each Switching Mode Regulator. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins.

FREQ (C4): Frequency is set internally to 1MHz. An external resistor can be placed from this pin to GND to increase frequency, or from this pin to INTV_{CC} to reduce frequency. See the Applications Information section for frequency adjustment.

RUN1 (D2), RUN2 (B2): Run Control Input of Each Switching Mode Regulator Channel. Enables chip operation by tying RUN above 1.27V. Tying this pin below 1V shuts down the specific regulator channel. Do not float this pin.

PGOOD1 (D4), PGOOD2 (B4): Output Power Good with Open-Drain Logic of Each Switching Mode Regulator Channel. PGOOD is pulled to ground when the voltage on the FB pin is not within $\pm 8\%$ (typical) of the internal 0.6V reference.

TRACK/SS1 (E3), TRACK/SS2 (A3): Output Tracking and Soft-Start Pin of Each Switching Mode Regulator Channel. It allows the user to control the rise time of the output voltage. Putting a voltage below 0.6V on this pin bypasses the internal reference input to the error amplifier, instead it serves the FB pin to the TRACK voltage. Above 0.6V, the tracking function stops and the internal reference resumes control of the error amplifier. There's an internal 1.4 μ A pull-up current from INTV_{CC} on this pin, so putting a capacitor here provides soft-start function. A default internal soft-start ramp forces a minimum soft-start time of 400 μ s.

FB1 (E4), FB2 (A4): The Negative Input of the Error Amplifier for Each Switching Mode Regulator Channel. Internally, this pin is connected to V_{OUT} with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between FB and GND pins. In PolyPhase[®] operation, tying the FB pins together allows for parallel operation. See the Applications Information section for details.

COMP1 (E5), COMP2 (A5): Current Control Threshold and Error Amplifier Compensation Point of Each Switching Mode Regulator Channel. The current comparator's trip threshold is linearly proportional to this voltage, whose normal range is from 0.3V to 1.8V. Tie the COMP pins together for parallel operation. The device is internal compensated. Do not drive this pin.

BLOCK DIAGRAM




Figure 1. Simplified LTM4622 Block Diagram

DECOUPLING REQUIREMENTS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C _{IN}	External Input Capacitor Requirement (V _{IN} = 3.6V to 20V, V _{OUT} = 1.5V)	I _{OUT} = 2.5A	4.7	10		µF
C _{OUT}	External Output Capacitor Requirement (V _{IN} = 3.6V to 20V, V _{OUT} = 1.5V)	I _{OUT} = 2.5A	22	47		µF

OPERATION

The LTM4622 is a dual output standalone non-isolated switch mode DC/DC power supply. It can deliver two 2.5A DC, 3A peak output current with few external input and output ceramic capacitors. This module provides dual precisely regulated output voltage programmable via two external resistor from 0.6V to 5.5V over 3.6V to 20V input voltage range. With $INTV_{CC}$ tied to V_{IN} , this module is able to operate from 3.3V input. The typical application schematic is shown in Figure 24.

The LTM4622 contains an integrated controlled on-time valley current mode regulator, power MOSFETs, inductor, and other supporting discrete components. The default switching frequency is 1MHz. For output voltages between 2.5V and 5.5V, an external resistor is required between $FREQ$ and GND pins to set the operating frequency to higher frequency to optimize inductor current ripple. For switching noise-sensitive applications, the switching frequency can be adjusted by external resistors and the μ Module regulator can be externally synchronized to a clock within $\pm 30\%$ of the set frequency. See the Applications Information section.

With current mode control and internal feedback loop compensation, the LTM4622 module has sufficient

stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limiting. An internal overvoltage and undervoltage comparators pull the open-drain $PGOOD$ output low if the output feedback voltage exits a $\pm 8\%$ window around the regulation point. Furthermore, an input overvoltage protection been utilized by shutting down both power MOSFETs when V_{IN} rises above 22.5V to protect internal devices.

Multiphase operation can be easily employed by connecting $SYNC$ pin to an external oscillator. Up to 6 phases can be paralleled to run simultaneously a good current sharing guaranteed by current mode control loop.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both power MOSFETs and most of the internal control circuitry. At light load currents, Burst Mode operation can be enabled to achieve higher efficiency compared to continuous mode (CCM) by setting $MODE$ pin to $INTV_{CC}$. The $TRACK/SS$ pin is used for power supply tracking and soft-start programming. See the Applications Information section.

APPLICATIONS INFORMATION

The typical LTM4622 application circuit is shown in Figure 24. External component selection is primarily determined by the input voltage, the output voltage and the maximum load current. Refer to Table 7 for specific external capacitor requirements for a particular application.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} step down ratio that can be achieved for a given input voltage due to the minimum off-time and minimum on-time limits of the regulator. The minimum off-time limit imposes a maximum duty cycle which can be calculated as

$$D_{MAX} = 1 - t_{OFF(MIN)} \cdot f_{SW}$$

where $t_{OFF(MIN)}$ is the minimum off-time, 45ns typical for LTM4622, and f_{SW} is the switching frequency. Conversely the minimum on-time limit imposes a minimum duty cycle of the converter which can be calculated as

$$D_{MIN} = t_{ON(MIN)} \cdot f_{SW}$$

where $t_{ON(MIN)}$ is the minimum on-time, 20ns typical for LTM4622. In the rare cases where the minimum duty cycle is surpassed, the output voltage will still remain in regulation, but the switching frequency will decrease from its programmed value. Note that additional thermal derating may be applied. See the Thermal Considerations and Output Current Derating section in this data sheet.

APPLICATIONS INFORMATION

Output Voltage Programming

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 60.4k 0.5% internal feedback resistor connects V_{OUT} and FB pins together. Adding a resistor R_{FB} from FB pin to GND programs the output voltage:

$$R_{FB} = \frac{0.6V}{V_{OUT} - 0.6V} \cdot 60.4k$$

Table 1. V_{FB} Resistor Table vs Various Output Voltages

V_{OUT} (V)	0.6	1.0	1.2	1.5	1.8	2.5	3.3	5.0
R_{FB} (k)	OPEN	90.9	60.4	40.2	30.1	19.1	13.3	8.25

Please note that for 2.5 to 5V output, a higher operating frequency is required to optimize inductor current ripple. See Operating Frequency section.

For parallel operation of N-channels LTM4622, the following equation can be used to solve for R_{FB} :

$$R_{FB} = \frac{0.6V}{V_{OUT} - 0.6V} \cdot \frac{60.4k}{N}$$

Input Decoupling Capacitors

The LTM4622 module should be connected to a low AC-impedance DC source. For each regulator channel, one piece 4.7μF input ceramic capacitor is required for RMS ripple current decoupling. Bulk input capacitor is only needed when the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. The bulk capacitor can be an electrolytic aluminum capacitor and polymer capacitor.

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1-D)}$$

where is the estimated efficiency of the power module.

Output Decoupling Capacitors

With an optimized high frequency, high bandwidth design, only single piece of 22μF low ESR output ceramic capacitor is required for each LTM4622 output to achieve low output voltage ripple and very good transient response. Additional output filtering may be required by the system designer, if further reduction of output ripples or dynamic transient spikes is required. Table 6 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 1.25A (50%) load step transient. Multiphase operation will reduce effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance will be more a function of stability and transient response. The Analog Devices, Inc. LTpowerCAD® Design Tool is available to download online for output ripple, stability and transient response analysis and calculating the output ripple reduction as the number of phases implemented increases by N times.

Burst Mode Operation

In applications where high efficiency at intermediate current are more important than output voltage ripple, Burst Mode operation could be used by connecting SYNC/MODE pin to INTV_{CC} to improve light load efficiency. In Burst Mode operation, a current reversal comparator (I_{REV}) detects the negative inductor current and shuts off the bottom power MOSFET, resulting in discontinuous operation and increased efficiency. Both power MOSFETs will remain off and the output capacitor will supply the load current until the COMP voltage rises above the zero current level to initiate another cycle.

Force Continuous Current Mode (CCM) Operation

In applications where fixed frequency operation is more critical than low current efficiency, and where the lowest output ripple is desired, forced continuous operation should be used. Forced continuous operation can be enabled by tying the SYNC/MODE pin to GND. In this mode, inductor current is allowed to reverse during low output loads, the COMP voltage is in control of the current comparator threshold throughout, and the top MOSFET

APPLICATIONS INFORMATION

The LTM4622 device is an inherently current mode controlled device, so parallel modules will have very good current sharing. This will balance the thermals on the design. Please tie RUN, TRACK/SS, FB and COMP pin of each paralleling channel together. Figure 28 shows an example of parallel operation and pin connection.

INPUT RMS Ripple Current Cancellation

Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases. Figure 3 shows this graph.

Soft-Start and Output Voltage Tracking

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A

capacitor on the TRACK/SS pin will program the ramp rate of the output voltage. An internal 1.4μA current source will charge up the external soft-start capacitor towards INTV_{CC} voltage. When the TRACK/SS voltage is below 0.6V, it will take over the internal 0.6V reference voltage to control the output voltage. The total soft-start time can be calculated as:

$$t_{SS} = 0.6 \cdot \frac{C_{SS}}{1.4\mu A}$$

where C_{SS} is the capacitance on the TRACK/SS pin. Current foldback and force continuous mode are disabled during the soft-start process.

The LTM4622 has internal 400μs soft-start time when TRACK/SS leave floating.

Output voltage tracking can also be programmed externally using the TRACK/SS pin. The output can be




Figure 3. Input RMS Current Ratios to DC Load Current as a Function of Duty Cycle

4622 F03

APPLICATIONS INFORMATION

tracked up and down with another regulator. Figure 4 and Figure 5 show an example waveform and schematic of a Ratiometric tracking where the slave regulator's output slew rate is proportional to the master's.

Since the slave regulator's TRACK/SS is connected to the master's output through a $R_{TR(TOP)}/R_{TR(BOT)}$ resistor




Figure 4. Output Ratiometric Tracking Waveform




Figure 5. Example Schematic of Ratiometric Output Voltage Tracking

divider and its voltage used to regulate the slave output voltage when TRACK/SS voltage is below 0.6V, the slave output voltage and the master output voltage should satisfy the following equation during the start-up.

$$V_{OUT(SL)} \cdot \frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} =$$

$$V_{OUT(MA)} \cdot \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$

The $R_{FB(SL)}$ is the feedback resistor and the $R_{TR(TOP)}/R_{TR(BOT)}$ is the resistor divider on the TRACK/SS pin of the slave regulator, as shown in Figure 5.

Following the upper equation, the master's output slew rate (MR) and the slave's output slew rate (SR) in Volts/Time is determined by:

$$\frac{MR}{SR} = \frac{\frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k}}{\frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}}$$

For example, $V_{OUT(MA)} = 1.5V$, $MR = 1.4V/1ms$ and $V_{OUT(SL)} = 1.2V$, $SR = 1.2V/1ms$. From the equation, we could solve out that $R_{TR(TOP)} = 60.4k$ and $R_{TR(BOT)} = 40.2k$ is a good combination for the Ratiometric tracking.

The TRACK pins will have the 1.5µA current source on when a resistive divider is used to implement tracking on that specific channel. This will impose an offset on the TRACK pin input. Smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 60.4k is used then a 6.04k can be used to reduce the TRACK pin offset to a negligible value.

The Coincident output tracking can be recognized as a special Ratiometric output tracking which the master's output slew rate (MR) is the same as the slave's output slew rate (SR), as waveform shown in Figure 6.




Figure 6. Output Coincident Tracking Waveform

APPLICATIONS INFORMATION

From the equation, we could easily find out that, in the Coincident tracking, the slave regulator's TRACK/SS pin resistor divider is always the same as its feedback divider.

$$\frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} = \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$

For example, $R_{TR(TOP)} = 60.4k$ and $R_{TR(BOT)} = 60.4k$ is a good combination for Coincident tracking for $V_{OUT(MA)} = 1.5V$ and $V_{OUT(SL)} = 1.2V$ application.

Power Good

The PGOOD pins are open drain pins that can be used to monitor valid output voltage regulation. This pin monitors a $\pm 8\%$ window around the regulation point. A resistor can be pulled up to a particular supply voltage for monitoring. To prevent unwanted PGOOD glitches during transients or dynamic V_{OUT} changes, the LTM4622's PGOOD falling edge includes a blanking delay of approximately 40 μ s.

Stability compensation

The LTM4622 module internal compensation loop is designed and optimized for low ESR ceramic output capacitors only application. Table 7 is provided for most application requirements. The LTpowerCAD Design Tool is available to download for control loop optimization.

RUN Enable

Pulling the RUN pin to ground forces the LTM4622 into its shutdown state, turning off both power MOSFETs and most of its internal control circuitry. Trying the RUN pin voltage above 1.27V will turn on the entire chip.

Low Input Application

The LTM4622 is capable to run from 3.3V input when the V_{IN} pin is tied to $INTV_{CC}$ pin. See Figure 27 for the application circuit. Please note the $INTV_{CC}$ pin has 3.6V ABS MAX voltage rating.

Pre-Biased Output Start-Up

There may be situations that require the power supply to start up with a pre-bias on the output capacitors. In this case, it is desirable to start up without discharging that output pre-bias. The LTM4622 can safely power up into a pre-biased output without discharging it.

The LTM4622 accomplishes this by forcing discontinuous mode (DCM) operation until the TRACK/SS pin voltage reaches 0.6V reference voltage. This will prevent the BG from turning on during the pre-biased output start-up which would discharge the output.

Overtemperature Protection

The internal overtemperature protection monitors the junction temperature of the module. If the junction temperature reaches approximately 160°C, both power switches will be turned off until the temperature drops about 15°C cooler.

Input Overvoltage Protection

In order to protect the internal power MOSFET devices against transient voltage spikes, the LTM4622 constantly monitors each V_{IN} pin for an overvoltage condition. When V_{IN} rises above 22.5V, the regulator suspends operation by shutting off both power MOSFETs on the corresponding channel. Once V_{IN} drops below 21.5V, the regulator immediately resumes normal operation. The regulator executes its soft-start function when exiting an overvoltage condition.

Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD51-9 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a μ Module package mounted to a hardware test

APPLICATIONS INFORMATION




Figure 7. Graphical Representation of JESD 51-12 Thermal Coefficients

board—also defined by JESD51-9 (Test Boards for Area Array Surface Mount Package Thermal Measurements). The motivation for providing these thermal coefficients is found in JESD51-12 (Guidelines for Reporting and Using Electronic Package Thermal Information).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the μ Module regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to one's application usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section typically gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

1. θ_{JA} , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.
2. $\theta_{JCbottom}$, the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.
3. θ_{JCTop} , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical μ Module are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of $\theta_{JCbottom}$, this value may be useful for comparing packages but the test conditions don't generally match the user's application.
4. θ_{JB} , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the μ Module and into the board, and is really the sum of the $\theta_{JCbottom}$ and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

APPLICATIONS INFORMATION

A graphical representation of the aforementioned thermal resistances is given in Figure 7; blue resistances are contained within the μ Module regulator, whereas green resistances are external to the μ Module.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JEDEC 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a μ Module. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the μ Module—as the standard defines for θ_{JCtop} and $\theta_{JCbottom}$, respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within a SIP (system-in-package) module, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment

chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the μ Module and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JEDEC 51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the μ Module with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermo-couples within a controlled-environment chamber while operating the device at the same power loss as that which was simulated. An outcome of this process and due-diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory test have been performed and correlated to the μ Module model, then the θ_{JB} and θ_{BA} are summed together to correlate quite well with the μ Module model with no airflow or heat sinking in a properly define chamber. This $\theta_{JB} + \theta_{BA}$ value is shown in the Pin Configuration section and should accurately equal the θ_{JA} value because approximately 100% of power loss




Figure 8. 1V Output Power Loss




Figure 9. 1.5V Output Power Loss




Figure 10. 2.5V Output Power Loss

APPLICATIONS INFORMATION




Figure 11. 3.3V Output Power Loss




Figure 12. 5V Output Power Loss




Figure 13. 5V to 1V Derating Curve, No Heat Sink




Figure 14. 12V to 1V Derating Curve, No Heat Sink




Figure 15. 5V to 1.5V Derating Curve, No Heat Sink




Figure 16. 12V to 1.5V Derating Curve, No Heat Sink




Figure 17. 5V to 2.5V Derating Curve, No Heat Sink




Figure 18. 12V to 2.5V Derating Curve, No Heat Sink




Figure 19. 5V to 3.3V Derating Curve, No Heat Sink

APPLICATIONS INFORMATION




Figure 20. 12V to 3.3V Derating Curve,
No Heat Sink




Figure 21. 12V to 5V Derating Curve,
No Heat Sink

Table 2. 1V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 13, Figure 14	5, 12	Figure 8	0	None	19 – 20
Figure 13, Figure 14	5, 12	Figure 8	200	None	17 – 18
Figure 13, Figure 14	5, 12	Figure 8	400	None	17 – 18

Table 3. 1.5V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 15, Figure 16	5, 12	Figure 9	0	None	19 – 20
Figure 15, Figure 16	5, 12	Figure 9	200	None	17 – 18
Figure 15, Figure 16	5, 12	Figure 9	400	None	17 – 18

Table 4. 2.5V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 17, Figure 18	5, 12	Figure 10	0	None	19 – 20
Figure 17, Figure 18	5, 12	Figure 10	200	None	17 – 18
Figure 17, Figure 18	5, 12	Figure 10	400	None	17 – 18

Table 5. 3.3V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 19, Figure 20	5, 12	Figure 11	0	None	19 – 20
Figure 19, Figure 20	5, 12	Figure 11	200	None	17 – 18
Figure 19, Figure 20	5, 12	Figure 11	400	None	17 – 18

Table 6. 5V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 21	12	Figure 12	0	None	19 – 20
Figure 21	12	Figure 12	200	None	17 – 18
Figure 21	12	Figure 12	400	None	17 – 18

APPLICATIONS INFORMATION

Table 7. Output Voltage Response for Each Regulator Channel vs Component Matrix (Refer to Figure 24)
1.25A Load Step Typical Measured Values

C _{IN} (CERAMIC)	PART NUMBER	VALUE	C _{OUT1} (CERAMIC)	PART NUMBER	VALUE	C _{OUT2} (BULK)	PART NUMBER	VALUE
Murata	GRM188R61E475KE11#	4.7μF, 25V, 0603, X5R	Murata	GRM21R60J476ME15#	47μF, 6.3V, 0805, X5R	Panasonic	6TPC150M	150μF, 6.3V 3.5 × 2.8 × 1.4mm
Murata	GRM188R61E106MA73#	10μF, 25V, 0603, X5R	Murata	GRM188R60J226MEA0#	22μF, 6.3V, 0603, X5R	Sanyo		
Taiyo Yuden	TMK212BJ475KG-T	4.7μF, 25V, 0805, X5R	Taiyo Yuden	JMK212BJ476MG-T	47μF, 6.3V, 0805, X5R			

V _{OUT} (V)	C _{IN} (CERAMIC) (μF)	C _{IN} (BULK)	C _{OUT1} (CERAMIC) (μF)	C _{OUT2} (BULK) (μF)	C _{FF} (pF)	V _{IN} (V)	DROOP (mV)	P-P DERIVATION (mV)	RECOVERY TIME (μS)	LOAD STEP (A)	LOAD STEP SLEW RATE (A/μS)	R _{FB} (kΩ)
1	10	0	1 × 47	0	0	5, 12	0	103	4	1.25	10	90.9
1	10	0	1 × 10	150	0	5, 12	0	52	10	1.25	10	90.9
1.2	10	0	1 × 47	0	0	5, 12	0	113	4	1.25	10	60.4
1.2	10	0	1 × 10	150	0	5, 12	0	56	10	1.25	10	60.4
1.5	10	0	1 × 47	0	0	5, 12	0	131	8	1.25	10	40.2
1.5	10	0	1 × 10	150	0	5, 12	0	61	14	1.25	10	40.2
1.8	10	0	1 × 47	0	0	5, 12	0	150	8	1.25	10	30.1
1.8	10	0	1 × 10	150	0	5, 12	0	67	16	1.25	10	30.1
2.5	10	0	1 × 47	0	0	5, 12	0	184	8	1.25	10	19.1
2.5	10	0	1 × 10	150	0	5, 12	0	78	20	1.25	10	19.1
3.3	10	0	1 × 47	0	0	5, 12	0	200	12	1.25	10	13.3
3.3	10	0	1 × 10	150	0	5, 12	0	78	35	1.25	10	13.3
5	10	0	1 × 47	0	0	5, 12	0	309	12	1.25	10	8.25
5	10	0	1 × 10	150	0	5, 12	0	114	60	1.25	10	8.25

APPLICATIONS INFORMATION

flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The 1V, 1.5V, 2.5V, 3.3V and 5V power loss curves in Figures 8 to 12 can be used in coordination with the load current derating curves in Figures 13 to 21 for calculating an approximate θ_{JA} thermal resistance for the LTM4622 (in two-phase single output operation) with no heat sinking and various airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors of 1.35 assuming junction temperature at 120°C. The derating curves are plotted with the output current starting at 5A and the ambient temperature at 40°C. These output voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies

how much module temperature rise can be allowed. As an example in Figure 15 the load current is derated to ~3A at ~102°C with no air or heat sink and the power loss for the 5V to 1.5V at 3A output is about 0.95W. The 0.95W loss is calculated with the ~0.7W room temperature loss from the 5V to 1.5V power loss curve at 3A, and the 1.35 multiplying factor. If the 102°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 18°C divided by 0.95W equals a 19°C/W θ_{JA} thermal resistance. Table 3 specifies a 19 – 20°C/W value which is very close. Table 2 to 6 provide equivalent thermal resistances for 1V, 1.5V, 2.5V, 3.3V and 5V outputs with and without airflow. The derived thermal resistances in Table 2 to 6 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are 95mm × 76mm.

Figure 22 shows a measured temperature picture of the LTM4622 with no heatsink and no airflow, from 12V input down to 3.3V and 5V output with 2.5A DC current on each.




Figure 22. Thermal Picture, 12V Input, 3.3V and 5V Output, 2.5A DC Each Output with No Air Flow and No Heat Sink

APPLICATIONS INFORMATION

SAFETY CONSIDERATIONS

The LTM4622 modules do not provide galvanic isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure. The device does support thermal shutdown and over current protection.

LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4622 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including V_{IN} , GND, V_{OUT1} and V_{OUT2} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.

- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the V_{OUT} , V_{FB} , and COMP pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
- Bring out test points on the signal pins for monitoring.

Figure 23 gives a good example of the recommended layout.







Figure 23. Recommended PCB Layout

APPLICATIONS INFORMATION

Figure 24. 4V_{IN} to 20V_{IN}, 1V and 1.8V Output at 2.5A DesignFigure 25. 4V_{IN} to 20V_{IN}, 1.2V Two Phase in Parallel 5A DesignFigure 26. 8V_{IN} to 20V_{IN}, 3.3V and 5V Output at 2.5A with 2MHz Switching Frequency

APPLICATIONS INFORMATION



Figure 27. 3.3V_{IN}, 1.5V and 1.2V Output at 2.5A Design with Output Coincident Tracking

Figure 28. 4 Phase, 1V Output at 10A Design with LTC6902

PACKAGE DESCRIPTION




PACKAGE ROW AND COLUMN LABELING MAY VARY
AMONG μ Module PRODUCTS. REVIEW EACH PACKAGE
LAYOUT CAREFULLY.

LTM4622 Component LGA and BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	V _{OUT2}	A2	V _{IN2}	A3	TRACK/SS2	A4	FB2	A5	COMP2
B1	V _{OUT2}	B2	RUN2	B3	V _{IN2}	B4	PGOOD2	B5	GND
C1	GND	C2	GND	C3	INTV _{CC}	C4	FREQ	C5	SYNC/MODE
D1	V _{OUT1}	D2	RUN1	D3	V _{IN1}	D4	PGOOD1	D5	GND
E1	V _{OUT1}	E2	V _{IN1}	E3	TRACK/SS1	E4	FB1	E5	COMP1


PACKAGE DESCRIPTION

LGA Package
25-Lead (6.25mm × 6.25mm × 1.82mm)
(Reference LTC DWG # 05-08-1949 Rev 0)




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. LAND DESIGNATION PER JEDEC MO-222, SPP-010
 4. DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM -Z- IS SEATING PLANE
 6. THE TOTAL NUMBER OF PADS: 25

⚠ PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY



DIMENSIONS			
SYMBOL	MIN	NOM	MAX
A	1.72	1.82	1.92
b	0.60	0.63	0.66
D		6.25	
E		6.25	
e		1.27	
F		5.08	
G		5.08	
H1	0.27	0.32	0.37
H2	1.45	1.50	1.55
aaa			0.15
bbb			0.10
eee			0.15
TOTAL NUMBER OF LGA PADS: 25			



LGA 25 0613 REV 0

For more information www.analog.com

BGA Package




DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES
A	2.22	2.42	2.62	
A1	0.50	0.60	0.70	BALL HT
A2	1.72	1.82	1.92	
b	0.60	0.75	0.90	BALL DIMENSION
b1	0.60	0.63	0.66	PAD DIMENSION
D		6.25		
E		6.25		
e		1.27		
F		5.08		
G		5.08		
H1	0.27	0.32	0.37	SUBSTRATE THK
H2	1.45	1.50	1.55	MOLD CAP HT
aaa			0.15	
bbb			0.10	
ccc			0.20	
ddd			0.30	
eee			0.15	
TOTAL NUMBER OF BALLS: 25				

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	08/15	Added "Single 5A" to Title and Features	1
B	01/16	Added BGA package	1, 2, 25, 26
C	11/16	Corrected equations of tracking start-up time from $R_{TR(TOP)}/[R_{TR(TOP)} + R_{TR(BOT)}]$ to $R_{TR(BOT)}/[R_{TR(TOP)} + R_{TR(BOT)}]$	13, 14
D	05/17	Changed MSL Rating from 3 to 4	2
E	01/18	Removed unnecessary sentence from Pre-Biased Output Start-Up section	14
F	03/18	Corrected R_{FSET} to GND	9, 11
G	09/18	Split common V_{IN} into V_{IN1} and V_{IN2}	1, 2, 3, 7, 8, 13, 22, 23, 24

PACKAGE PHOTO



DESIGN RESOURCES

SUBJECT	DESCRIPTION	
μModule Design and Manufacturing Resources	Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation Tools	Manufacturing: • Quick Start Guide • PCB Design, Assembly and Manufacturing Guidelines • Package and Board Level Reliability
μModule Regulator Products Search	1. Sort table of products by parameters and download the result as a spread sheet. 2. Search using the Quick Power Search parametric table. Quick Power Search INPUT $V_{in}(\text{Min})$ V $V_{in}(\text{Max})$ V OUTPUT V_{out} V I_{out} A FEATURES ☐ Low EMI ☐ Ultrathin ☐ Internal Heat Sink Multiple Outputs Search	
Digital Power System Management	Analog Devices' family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.	

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTM4623	20V _{IN} , 3A Step-Down μModule Regulator	4V ≤ V _{IN} ≤ 20V, 0.6V ≤ V _{OUT} ≤ 5.5V, PLL Input, CLKOUT, V _{OUT} Tracking, PGOOD, 6.25mm × 6.25mm × 1.82mm LGA
LTM4624	14V _{IN} , 4A Step-Down μModule Regulator	4V ≤ V _{IN} ≤ 14V, 0.6V ≤ V _{OUT} ≤ 5.5V, V _{OUT} Tracking, PGOOD, 6.25mm × 6.25mm × 5.01mm BGA
LTM4625	20V _{IN} , 5A Step-Down μModule Regulator	4V ≤ V _{IN} ≤ 20V, 0.6V ≤ V _{OUT} ≤ 5.5V, PLL Input, CLKOUT, V _{OUT} Tracking, PGOOD, 6.25mm × 6.25mm × 5.01mm BGA
LTM4619	Dual 26V, 4A Step-Down μModule Regulator	4.5V ≤ V _{IN} ≤ 26.5V, 0.8V ≤ V _{OUT} ≤ 5V, PLL Input, V _{OUT} Tracking, PGOOD, 15mm × 15mm × 2.82mm LGA
LTM4618	26V _{IN} , 6A Step-Down μModule Regulator	4.5V ≤ V _{IN} ≤ 26.5V, 0.8V ≤ V _{OUT} ≤ 5V, PLL Input, V _{OUT} Tracking, 9mm × 15mm × 4.32mm LGA
LTM4614	Dual 5V, 4A μModule Regulator	2.375V ≤ V _{IN} ≤ 5.5V, 0.8V ≤ V _{OUT} ≤ 5V, 15mm × 15mm × 2.82mm LGA
LTC6902	Multiphase Oscillator with Spread Spectrum Frequency Modulation	
LTM4642	20V _{IN} , Dual 4A, Step-Down μModule Regulator	4.5V ≤ V _{IN} ≤ 20V, 0.6V ≤ V _{OUT} ≤ 5.5V, 9mm × 11.25mm × 4.92mm BGA
LTM4631	Ultrathin, Dual 10A, Step-Down μModule Regulator	4.5V ≤ V _{IN} ≤ 15V, 0.6V ≤ V _{OUT} ≤ 1.8V, 16mm × 16mm × 1.91mm LGA
LTM4643	Ultrathin, Quad 3A, Step-Down μModule Regulator	4V ≤ V _{IN} ≤ 20V, 0.6V ≤ V _{OUT} ≤ 3.3V, 9mm × 15mm × 1.82mm LGA