

195

T-46-08-05

54/74195

54LS/74LS195A

UNIVERSAL 4-BIT SHIFT REGISTER


DESCRIPTION — The '195 is a high speed 4-bit shift register offering typical shift frequencies of 50 MHz. It is useful for a wide variety of register and counting applications. The '195 is pin and functionally identical to the 9300, 93L00 and 93H00.

- TYPICAL SHIFT RIGHT FREQUENCY OF 50 MHz ('LS195A)
- ASYNCHRONOUS MASTER RESET
- J, K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74195PC, 74LS195APC		9B
Ceramic DIP (D)	A	74195DC, 74LS195ADC	54195DM, 54LS195ADM	6B
Flatpak (F)	A	74195FC, 74LS195AFC	54195FM, 54LS195AFM	4L

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



$V_{CC} = \text{Pin } 16$
 $\text{Gnd} = \text{Pin } 8$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
$\overline{PE}$	Parallel Enable Input (Active LOW)	1.0/1.0	0.5/0.25
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0	0.5/0.25
J	First Stage J Input (Active HIGH)	1.0/1.0	0.5/0.25
$\overline{K}$	First Stage K Input (Active LOW)	1.0/1.0	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	0.5/0.25
$\overline{MR}$	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25
$Q_0 - Q_3$	Parallel Outputs	20/10	10/5.0 (2.5)
$\overline{Q}_3$	Complementary Last Stage Output (Active LOW)	20/10	10/5.0 (2.5)

FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the '195 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The '195 has two primary modes of operation, shift right ($Q_0 \rightarrow Q_1$) and parallel load, which are controlled by the state of the Parallel Enable ($\overline{PE}$) input. When the $\overline{PE}$ input is HIGH, serial data enters the first flip-flop Q_0 via the J and $\overline{K}$ inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW-to-HIGH clock transition. The $J\overline{K}$ inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the $\overline{PE}$ input is LOW, the '195 appears as four common clocked D flip-flops. The data on the parallel inputs P_0, P_1, P_2, P_3 is transferred to the respective Q_0, Q_1, Q_2, Q_3 outputs following the LOW-to-HIGH clock transition. Shift left operation ($Q_3 \rightarrow Q_2$) can be achieved by tying the Q_n outputs to the P_{n-1} inputs and holding the $\overline{PE}$ input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. Since the '195 utilizes edge-triggering, there is no restriction on the activity of the J, $\bar{K}$, P_n and $\overline{PE}$ inputs for logic operation — except for the setup and release time requirements. A LOW on the asynchronous Master Reset ($\overline{MR}$) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT TABLE


OPERATING MODES	INPUTS					OUTPUTS				
	$\overline{MR}$	$\overline{PE}$	J	$\overline{K}$	P_n	Q ₀	Q ₁	Q ₂	Q ₃	$\overline{Q}_3$
Asynchronous Reset	L	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	h	h	h	X	H	q ₀	q ₁	q ₂	$\overline{q}_2$
Shift, Reset First Stage	H	h	l	l	X	L	q ₀	q ₁	q ₂	$\overline{q}_2$
Shift, Toggle First Stage	H	h	h	l	X	$\overline{q}_0$	q ₀	q ₁	q ₂	$\overline{q}_2$
Shift, Retain First Stage	H	h	l	h	X	q ₀	q ₀	q ₁	q ₂	$\overline{q}_2$
Parallel Load	H	l	X	X	p _n	p ₀	p ₁	p ₂	p ₃	$\overline{p}_3$

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

t₁ = LOW voltage level one setup time prior to the LOW to HIGH clock transition.

p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW to HIGH clock transition.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
I _{CC}	Power Supply Current	63		21		mA	V _{CC} = Max, $\overline{PE}$ = Gnd J, $\overline{K}$, P _n , $\overline{MR}$ = 4.5 V CP = 

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
		CL = 15 pF RL = 400 Ω				CL = 15 pF
		Min	Max			Min
fmax	Maximum Clock Frequency	30	30	MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Qn	22 26	21 24	ns		
tPHL	Propagation Delay, MR to Qn	30	26	ns	Figs. 3-1, 3-16	

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW J, $\overline{K}$ or P _n to CP	20 20		15 15		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW J, $\overline{K}$ or P _n to CP	0 0		0 0		ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW $\overline{PE}$ to CP	25 25		25 25		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW $\overline{PE}$ to CP	-10 -10		0 0		ns	
t _w (H)	CP Pulse Width HIGH	16		16		ns	Fig. 3-8
t _w (L)	$\overline{MR}$ Pulse Width LOW	12		12		ns	Fig. 3-16
t _{rec}	Recovery Time, $\overline{MR}$ to CP	25		20		ns	