




VNS14NV04P-E

"OMNIFET II"
fully autoprotected Power MOSFET

Features

Type	$R_{DS(on)}$	I_{lim}	V_{clamp}
VNS14NV04P-E	35 m Ω	12 A	40 V

- Linear current limitation
- Thermal shutdown
- Short circuit protection
- Integrated clamp
- Low current drawn from input pin
- Diagnostic feedback through input pin
- ESD protection
- Direct access to the gate of the Power MOSFET (analog driving)
- Compatible with standard Power MOSFET



Description

The VNS14NV04P-E is monolithic device made using STMicroelectronics™ VIPower™ M0 Technology, intended for replacement of standard Power MOSFETs in DC to 50 KHz applications. Built-in thermal shutdown, linear current limitation and overvoltage clamp protect the chip in harsh environments.

Fault feedback can be detected by monitoring the voltage at the input pin.

Table 1. Device summary

Package	Order codes	
	Tube	Tape and reel
SO-8	VNS14NV04P-E	VNS14NV04PTR-E

Contents

1	Block diagram	5
2	Pin description	6
3	Electrical specification	7
3.1	Absolute maximum rating	7
3.2	Thermal data	8
3.3	Electrical characteristics	8
4	Protection features	10
5	Package thermal data	17
5.1	SO-8 thermal data	17
6	Package and packing information	18
6.1	ECOPACK®	18
6.2	SO-8 mechanical data	18
6.3	SO-8 packing information	20
7	Revision history	21

List of tables

Table 1. Device summary 1

Table 2. Absolute maximum rating 7

Table 3. Thermal data. 8

Table 4. Electrical characteristics 8

Table 5. SO-8 mechanical data 18


Table 6. Document revision history 21

List of figures

Figure 1.	Block diagram	5
Figure 2.	Connection diagram SO-8 package (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Switching time test circuit for resistive load	11
Figure 5.	Test circuit for diode recovery times	11
Figure 6.	Unclamped inductive load test circuits	12
Figure 7.	Unclamped inductive waveforms	12
Figure 8.	Input charge test circuit.	12
Figure 9.	Source-drain diode forward characteristics	13
Figure 10.	Static drain source on resistance	13
Figure 11.	Derating curve	13
Figure 12.	Static drain-source on resistance vs. input voltage (part 1/2)	13
Figure 13.	Static drain-source on resistance vs. input voltage (part 2/2)	13
Figure 14.	Transconductance	13
Figure 15.	Static drain-source on resistance vs. Id	14
Figure 16.	Transfer characteristics	14
Figure 17.	Turn-on current slope (part 1/2)	14
Figure 18.	Turn-on current slope (part 2/2)	14
Figure 19.	Input voltage vs. input charge	14
Figure 20.	Turn-off drain source voltage slope (part 1/2)	14
Figure 21.	Turn-off drain source voltage slope (part 2/2)	15
Figure 22.	Capacitance variations	15
Figure 23.	Switching time resistive load (part 1/2)	15
Figure 24.	Switching time resistive load (part 2/2)	15
Figure 25.	Output characteristics	15
Figure 26.	Normalized on resistance vs. temperature	15
Figure 27.	Normalized input threshold voltage vs. temperature	16
Figure 28.	Current limit vs. junction temperatures	16
Figure 29.	Step response current limit	16
Figure 30.	SO-8 PC board	17
Figure 31.	Rthj-amb vs PCB copper area in open box free air condition	17
Figure 32.	SO-8 package dimension	19
Figure 33.	SO-8 Tube Shipment (no suffix)	20


1 Block diagram

Figure 1. Block diagram




2 Pin description

Figure 2. Connection diagram SO-8 package (top view)



3 Electrical specification

Figure 3. Current and voltage conventions



3.1 Absolute maximum rating

Table 2. Absolute maximum rating

Symbol	Parameter	Value	Unit
		SO-8	
V_{DS}	Drain-source voltage ($V_{IN}=0$ V)	Internally clamped	V
V_{IN}	Input voltage	Internally clamped	V
I_{IN}	Input current	+/-20	mA
$R_{IN\ MIN}$	Minimum input series impedance	10	Ω
I_D	Drain current	Internally limited	A
I_R	Reverse DC output current	-15	A
V_{ESD1}	Electrostatic discharge ($R=1.5\ K\Omega$, $C=100\ pF$)	4000	V
V_{ESD2}	Electrostatic discharge on output pin only ($R=330\ \Omega$, $C=150\ pF$)	16500	V
P_{tot}	Total dissipation at $T_c=25\ ^\circ C$	4.6	W
E_{MAX}	Maximum switching energy ($L=0.4\ mH$; $R_L=0\ \Omega$; $V_{bat}=13.5\ V$; $T_{jstart}=150\ ^\circ C$; $I_L=18\ A$)		mJ
T_j	Operating junction temperature	Internally limited	$^\circ C$
T_c	Case operating temperature	Internally limited	$^\circ C$
T_{stg}	Storage temperature	-55 to 150	$^\circ C$

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
		SO-8	
$R_{thj-case}$	Thermal resistance junction-case max		°C/W
$R_{thj-lead}$	Thermal resistance junction-lead max	27	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient max	90 ⁽¹⁾	°C/W

1. When mounted on a standard single-sided FR4 board with 0.5 cm² of Cu (at least 35 µm thick) connected to all DRAIN pins. Horizontal mounting and no artificial air flow.

3.3 Electrical characteristics

-40 < T_j < 150 °C unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
Off						
V _{CLAMP}	Drain-source clamp voltage	V _{IN} =0 V; I _D =7 A	40	45	55	V
V _{CLTH}	Drain-source clamp threshold voltage	V _{IN} =0 V; I _D =2 mA	36			V
V _{INTH}	Input threshold voltage	V _{DS} =V _{IN} ; I _D =1 mA	0.5		2.5	V
I _{ISS}	Supply current from input pin	V _{DS} =0 V; V _{IN} =5 V		100	150	µA
V _{INCL}	Input-source clamp voltage	I _{IN} =1 mA I _{IN} =-1 mA	6 -1.0	6.8	8 -0.3	V
I _{DSS}	Zero input voltage drain current (V _{IN} =0 V)	V _{DS} =13 V; V _{IN} =0 V; T _j =25 °C V _{DS} =25 V; V _{IN} =0 V			30 75	µA
On						
R _{DS(on)}	Static drain-source on resistance	V _{in} = 5 V I _D = 7 A T _j = 25 °C V _{in} = 5 V I _D = 7 A			35 70	mΩ
Dynamic (T_j=25 °C, unless otherwise specified)						
g _{fs} ⁽¹⁾	Forward transconductance	V _{DD} = 13 V I _D = 7 A		18		S
C _{oss}	Output capacitance	V _{DS} = 13 V f = 1 MHz V _{IN} = 0 V		400		pF
Switching						
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V I _D = 7 A V _{gen} = 5 V R _{gen} = R _{IN MIN} = 10 Ω (see Figure 4)		80	250	ns
t _r	Rise time			350	1000	ns
t _{d(off)}	Turn-off delay time			450	1350	ns
t _f	Fall time			150	500	ns

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V I _d = 7 A V _{gen} = 5 V R _{gen} = 2.2 KΩ (see Figure 4)		1.5	4.5	μs
t _r	Rise time			9.7	30.0	μs
t _{d(off)}	Turn-off delay time				25.0	μs
t _f	Fall time			10.2	30.0	μs
(di/dt) _{on}	Turn-on current slope	V _{DD} = 15 V I _D = 7 A V _{gen} = 5 V R _{gen} = R _{IN MIN} =10 Ω		16		A/μs
Q _i	Total input charge	V _{DD} = 12 V I _D = 7 A V _{in} = 5 V; I _{gen} = 2.13 mA (see Figure 8)		36.8		nC
Source drain diode						
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 7 A V _{in} = 0 V		0.8		V
t _{rr}	Reverse recovery time	I _{SD} = 7 A; di/dt = 40 A/μs V _{DD} = 30 V L = 200 μH (see test circuit, Figure 5)		300		ns
Q _{rr}	Reverse recovery charge			0.8		μC
I _{RRM}	Reverse recovery current			5		A
Protection						
I _{lim}	Drain current limit	V _{IN} = 5 V; V _{DS} = 13 V	12	18	24	A
t _{dlim}	Step response current limit	V _{IN} = 5 V; V _{DS} = 13 V		45		μs
T _{jsh}	Over temperature shutdown		150	175	200	°C
T _{jrs}	Over temperature reset		135			°C
I _{gf}	Fault sink current	V _{IN} = 5 V; V _{DS} = 13 V; T _j = T _{jsh}	10	15	20	mA
E _{as}	Single pulse avalanche energy	starting T _j = 25 °C; V _{DD} = 24 V V _{IN} = 5 V; R _{gen} = R _{IN MIN} = 10 Ω; L = 24 mH (see Figure 6 and Figure 7)	400			mJ

1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

4 Protection features

During normal operation, the input pin is electrically connected to the gate of the internal power MOSFET through a low impedance path.

The device then behaves like a standard power MOSFET and can be used as a switch from DC up to 50 KHz. The only difference from the user's standpoint is that a small DC current I_{SS} (typ. 100 μ A) flows into the input pin in order to supply the internal circuitry.

The device integrates:

- Overvoltage clamp protection: internally set at 45 V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- Linear current limiter circuit: limits the drain current I_D to I_{lim} whatever the input pin voltages. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the over temperature threshold T_{jsh} .
- Over temperature and short circuit protection: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Over temperature cutout occurs in the range 150 to 190 °C, a typical value being 170 °C. The device is automatically restarted when the chip temperature falls of about 15 °C below shutdown temperature.
- Status feedback: in the case of an over temperature fault condition ($T_j > T_{jsh}$), the device tries to sink a diagnostic current I_{gf} through the input pin in order to indicate fault condition. If driven from a low impedance source, this current may be used in order to warn the control circuit of a device shutdown. If the drive impedance is high enough so that the input pin driver is not able to supply the current I_{gf} , the input pin will fall to 0 V. This will not however affect the device operation: no requirement is put on the current capability of the input pin driver except to be able to supply the normal operation drive current I_{SS} .

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL logic circuit.

Figure 4. Switching time test circuit for resistive load




Figure 5. Test circuit for diode recovery times




Figure 6. Unclamped inductive load test circuits




Figure 7. Unclamped inductive waveforms




Figure 8. Input charge test circuit




Figure 9. Source-drain diode forward characteristics




Figure 10. Static drain source on resistance




Figure 11. Derating curve




Figure 12. Static drain-source on resistance vs. input voltage (part 1/2)




Figure 13. Static drain-source on resistance vs. input voltage (part 2/2)




Figure 14. Transconductance




Figure 15. Static drain-source on resistance vs. Id




Figure 16. Transfer characteristics




Figure 17. Turn-on current slope (part 1/2)




Figure 18. Turn-on current slope (part 2/2)




Figure 19. Input voltage vs. input charge




Figure 20. Turn-off drain source voltage slope (part 1/2)




Figure 21. Turn-off drain source voltage slope Figure 22. Capacitance variations
(part 2/2)




Figure 23. Switching time resistive load
(part 1/2)




Figure 24. Switching time resistive load
(part 2/2)




Figure 25. Output characteristics




Figure 26. Normalized on resistance vs.
temperature




Figure 27. Normalized input threshold voltage vs. temperature




Figure 28. Current limit vs. junction temperatures






Figure 29. Step response current limit



5 Package thermal data


5.1 SO-8 thermal data

Figure 30. SO-8 PC board



1. Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area=58 mm x 58 mm, PCB thickness=2 mm, Cu thickness=35 μ m, Copper areas: 0.14 cm², 0.6 cm², 1.6 cm²).

Figure 31. $R_{thj-amb}$ vs PCB copper area in open box free air condition



6 Package and packing information

6.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.


6.2 SO-8 mechanical data

Table 5. SO-8 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
c	0.17		0.23
D ⁽¹⁾	4.80	4.90	5.00
E	5.80	6.00	6.20
E1 ⁽²⁾	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total (both side).
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Figure 32. SO-8 package dimension



6.3 SO-8 packing information

Figure 33. SO-8 Tube Shipment (no suffix)





Figure 1. Tape And Reel Shipment (suffix “TR”)



7 Revision history

Table 6. Document revision history

Date	Revision	Changes
15-Apr-2009	1	Initial release.
01-Mar-2011	2	Updated Table 1: Device summary Inserted Section 6.3: SO-8 packing information
18-Sep-2013	3	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com