

低噪声、900kHz、轨至轨输入/输出 (RRIO)、

高精度运算放大器 零漂移系列

查询样品: OPA378, OPA2378

特性

• 低噪声

– 0.4μV_{PP}, 0.1Hz 至 10Hz

- 20nV/√Hz (在1kHz 频率下)

• 零漂移系列

— 低偏移电压: 20μV— 低失调漂移: 0.1μV/°C

静态电流: 125µA增益带宽: 900kHz

• 轨至轨输入/输出

• EMI 滤波

电源电压: 2.2 V 至 5.5V

microSIZE 封装: SC70 和 SOT23

应用

• 便携式医疗设备

- 血糖仪

- 血氧测定

- 心率监测仪

• 衡器

电池供电型仪器

• 热电堆模块


• 手持测试设备


传感器信号调节

说明

OPA378 和 OPA2378 代表了一个新的零漂移、microPOWER™ 运算放大器系列,它们采用了一种专有的自动校准技术,旨在提供最小的输入失调电压 (20μV) 和失调电压漂移 (0.1μV/℃)。 由于兼具低输入电压噪声、高增益带宽 (900KHz) 和低功耗(最大值为150μA),因而使得这些器件能够实现面向低功耗高精度应用的最优性能。 此外,卓越的 PSRR 性能与2.2V 至 5.5V 的宽输入电源范围及轨至轨输入和输出相结合,还使其成为直接从电池供电运行(不进行稳压)的单电源应用的绝佳选择。

OPA378(单通道器件) 采用 *micro*SIZE SC70-5 和 SOT23-5 封装。 OPA2378(双通道器件) 则可提供 SOT23-8 封装。 所有器件版本的规定工作温度范围均为 -40 $^{\circ}$ 至 +125 $^{\circ}$ $^{\circ}$





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

microPOWER is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA378	SOT23-5	DBV	OAZI
OPA378	SC70-5	DCK	BTS
OPA2378	SOT23-8	DCN	OCAI

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


ABSOLUTE MAXIMUM RATINGS(1)


Over operating free-air temperature range (unless otherwise noted).


		OPA378, OPA2378	UNIT	
Supply Voltage, $V_S = (V+) - (V-)$	-)	+7	V	
Cinnal Innut Tamainala	Voltage ⁽²⁾	$(V-) - 0.3 \le V_{IN} \le (V+) + 0.3$	V	
Signal Input Terminals	Current ⁽²⁾	±10	mA	
Output Short-Circuit (3)		Continuous		
Operating Temperature, T _A		-55 to +150	°C	
Storage Temperature, T _A		-65 to +150	°C	
Junction Temperature, T _J		+150	°C	
	Human Body Model (HBM)	4000	V	
ESD Ratings	Charged Device Model (CDM)	1000	V	
	Machine Model (MM)	200	V	

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

PIN CONFIGURATIONS









ELECTRICAL CHARACTERISTICS: $V_S = +2.2V$ to +5.5V

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +125°C. At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

			OP				
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET VOLTAGE							
Input Offset Voltage, OPA378	Vos	$V_{CM} = V -$		20	50	μV	
vs Temperature	dV _{OS} /dT			0.1	0.25	μ V/ ° C	
Input Offset Voltage, OPA2378				20	70	μV	
vs Temperature	dV _{OS} /dT	-40°C to +125°C		0.25	0.4	μ V/°C	
		-40°C to +85°C		0.15	0.25	μV/°C	
vs Power Supply, OPA378	PSRR	$V_{CM} = 0V$, $V_{S} = +2.2V$ to $+5.5V$		1.5	5	μV/V	
over Temperature		$V_{CM} = 0V, V_{S} = +2.2V \text{ to } +5.5V$		3	8	μ V/V	
vs Power Supply, OPA2378		$V_{CM} = 0V$, $V_{S} = +2.2V$ to $+5.5V$			10	μV/V	
over Temperature		$V_{CM} = 0V$, $V_{S} = +2.2V$ to +5.5V		3	13	μ V/V	
Channel Separation (Dual Version)		At dc		135		dB	
INPUT BIAS CURRENT							
Input Bias Current, OPA378	I_{B}			±150	±550	pA	
Input Bias Current, OPA2378				±150	±670	pA	
over Temperature, OPA378 and	OPA2378				±2	nA	
Input Offset Current, OPA378	Ios			±0.3	±1.1	nA	
Input Offset Current, OPA2378				±0.3	±1.34	nA	
NOISE							
Input Voltage Noise	e _n	$f = 0.1Hz$ to $10Hz$, $V_S = +5.5V$		0.4		μV_{PP}	
Input Voltage Noise Density	e _n	f = 1kHz		20		nV/√ Hz	
Input Current Noise in		f = 10Hz		200		fA/√Hz	
INPUT VOLTAGE RANGE							
Common-Mode Voltage Range	V _{CM}		(V-) - 0.05		(V+) + 0.05	V	
Common-Mode Rejection Ratio	CMRR	$(V-) - 0.05V < V_{CM} < (V+) + 0.05V, V_S = 5.5V$	100	112		dB	
		$(V-) - 0.05V < V_{CM} < (V+) + 0.05V, V_S = 2.2V$	94	106		dB	
over Temperature		$(V-) - 0.05V < V_{CM} < (V+) + 0.05V, V_S = 5.5V$	96			dB	
		$(V-) - 0.05V < V_{CM} < (V+) + 0.05V, V_S = 2.2V$	90			dB	
INPUT CAPACITANCE							
Differential	C_{IN}			4		pF	
Common-Mode				5		pF	
OPEN-LOOP GAIN							
Open-Loop Voltage Gain	A _{OL}	$50\text{mV} < V_{O} < (V+) - 50\text{mV}, R_{L} = 100\text{k}\Omega$	110	134		dB	
		$100 \text{mV} < \text{V}_{\text{O}} < (\text{V+}) - 100 \text{mV}, R_{\text{L}} = 10 \text{k}\Omega$	110	130		dB	
over Temperature		100mV < V_0 < (V+) - 100mV, R_L = 10k Ω	106			dB	
FREQUENCY RESPONSE							
Gain-Bandwidth Product	GBW			900		kHz	
Slew Rate	SR	G = +1		0.4		V/µs	
Settling Time 0.1%	t _S	$V_S = 5.5V$, 2V Step, $G = +1$		7		μs	
Settling Time 0.01%	t _S	$V_S = 5.5V$, 2V Step, $G = +1$		9		μs	
Overload Recovery Time		V _{IN} × Gain > V _S		4		μs	
THD + Noise	THD + N	$V_S = 5V$, $V_O = 3V_{PP}$, $G = +1$, $f = 1kHz$		0.003		%	



ELECTRICAL CHARACTERISTICS: V_s = +2.2V to +5.5V (continued)

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +125°C. At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

			0			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ОUТРUТ						
Voltage Output Swing from Rail, OPA378	Vo	$R_L = 10k\Omega$		6	8	mV
over Temperature		$R_L = 10k\Omega$		8	13	mV
Voltage Output Swing from Rail, OPA2378	Vo	$R_L = 10k\Omega$		6	10	mV
over Temperature		$R_L = 10k\Omega$		8	15	mV
Voltage Output Swing from Rail		$R_L = 100k\Omega$		0.7	2	mV
over Temperature		$R_L = 100k\Omega$			3	mV
Short-Circuit Current	I _{SC}			±30		mA
Capacitive Load Drive	C _{LOAD}			See Figure 18		pF
Open-Loop Output Impedance	Z _O			See Figure 23		Ω
POWER SUPPLY						
Specified Voltage Range	Vs		2.2		5.5	V
Quiescent Current (per Amplifier)	ΙQ	$I_{O} = 0$ mA, $V_{S} = +5.5$ V		125	150	μA
over Temperature					165	μ Α
TEMPERATURE RANGE						
Specified Range			-40		+125	°C
Operating Range			- 55		+150	°C
Thermal Resistance	θ_{JA}					°C/W
SOT23-5				200		°C/W
SC70-5				250		°C/W
SOT23-8				100		°C/W



TYPICAL CHARACTERISTICS

At T_A = +25°C, R_L = 10k Ω , V_S = +5.5V and V_{OUT} = $V_S/2$, unless otherwise noted.

0.1Hz TO 10Hz NOISE

Figure 1.

OFFSET VOLTAGE PRODUCTION DISTRIBUTION





Figure 3.



INPUT CURRENT AND VOLTAGE NOISE SPECTRAL DENSITY VS FREQUENCY




Figure 2.

OFFSET VOLTAGE DRIFT DISTRIBUTION




Figure 4.

POWER-SUPPLY REJECTION RATIO vs FREQUENCY




Figure 6.



At T_A = +25°C, R_L = 10k Ω , V_S = +5.5V and V_{OUT} = $V_S/2$, unless otherwise noted.




Figure 7.




Figure 8.

COMMON-MODE REJECTION RATIO vs FREQUENCY




Figure 9.

COMMON-MODE REJECTION RATIO AND POWER-SUPPLY REJECTION RATIO vs TEMPERATURE




Figure 10.

INPUT BIAS CURRENT

INPUT BIAS CURRENT vs INPUT COMMON-MODE VOLTAGE




Figure 11.

vs TEMPERATURE 2000 1500 1000 Bias Current (pA) 500 0 -500 -1000 -1500 -2000 -75 -50 -25 25 50 75 100 125 Temperature (°C)

Figure 12.



At T_A = +25°C, R_L = 10k Ω , V_S = +5.5V and V_{OUT} = $V_S/2$, unless otherwise noted.




Figure 13.




Figure 14.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT




Figure 15.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY




Figure 16.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 17.

SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE




Figure 18.



At $T_A = +25$ °C, $R_L = 10$ k Ω , $V_S = +5.5$ V and $V_{OUT} = V_S/2$, unless otherwise noted.

POSITIVE OVER-VOLTAGE RECOVERY




Figure 19.

NEGATIVE OVER-VOLTAGE RECOVERY




Figure 20.

SMALL-SIGNAL STEP RESPONSE




Figure 21.

LARGE-SIGNAL STEP RESPONSE




Figure 22.

OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY




Figure 23.

INPUT BIAS CURRENT vs INPUT DIFFERENTIAL VOLTAGE





Figure 24.



At T_A = +25°C, R_L = 10k Ω , V_S = +5.5V and V_{OUT} = $V_S/2$, unless otherwise noted.





APPLICATIONS INFORMATION

The OPA378 and OPA2378 are unity-gain stable. precision operational amplifiers that are free from phase reversal. The use of proprietary Zerø-Drift circuitry gives the benefit of low input offset voltage over time and temperature as well as lowering the 1/f noise component. This design provides the optimization of gain, noise, and power, making the OPA378 series one of the best performers in this bandwidth range. As a result of the high PSRR, this device works well in applications that run directly from battery power without regulation. They are optimized for low-voltage, single-supply operation. These miniature, high-precision, low quiescent current amplifiers offer high-impedance inputs that have a common-mode range 100mV beyond the supplies, excellent CMRR, and a rail-to-rail output that swings within 10mV of the supplies. This design results in superior performance for driving analog-to-digital converters (ADCs) without degradation of differential linearity.

OPERATING VOLTAGE

The OPA378 and OPA2378 can be used with single or dual supplies from an operating range of $V_S = +2.2V~(\pm 1.1V)$ and up to $V_S = +5.5V~(\pm 2.75V)$. This device does not require symmetrical supplies, only a differential supply voltage of 2.2V to 5.5V. A power-supply rejection ratio of 1.5 μ V/V (typical) ensures that the device functions with an unregulated battery source. Supply voltages higher than +7V can permanently damage the device; see the Absolute Maximum Ratings table. Key parameters are assured over the specified temperature range, $T_A = -40^{\circ}$ C to +125°C. Parameters that vary over the supply voltage or temperature range are shown in the Typical Characteristics section of this data sheet.

INPUT VOLTAGE

The OPA378 and OPA2378 input common-mode voltage range extends 0.05V beyond the supply rails. The OPA378 achieves a common-mode rejection ratio of 112dB (typical) over the common-mode voltage range. Figure 26 shows the variation of offset voltage over the entire specified common-mode range for 10 typical units.




Figure 26. Offset Voltage versus Common-Mode Voltage

Normally, input bias current is about 150pA; however, input voltages exceeding the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10mA. This limitation is easily accomplished with an input resistor, as Figure 27 shows.




Figure 27. Input Current Protection



INPUT DIFFERENTIAL VOLTAGE

The typical input bias current of the OPA378 during normal operation is approximately 150pA. In over-driven conditions, the bias current can increase significantly (see Figure 24). The most common cause of an over-driven condition occurs when the op amp is outside of the linear range of operation. When the output of the op amp is driven to one of the supply rails the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front end input chopping switches that combine with $1.5 \mathrm{k}\Omega$ EMI filter resistors to create the equivalent circuit shown in Figure 28.




Figure 28. Equivalent Input Circuit

INTERNAL OFFSET CORRECTION

The OPA378 and OPA2378 family of op amps use an auto-calibration technique with a time-continuous 350kHz op amp in the signal path. This amplifier is zero-corrected every 3 μ s using a proprietary technique. Upon power-up, the amplifier requires approximately 100 μ s to achieve specified V_{OS} accuracy. This architecture has no aliasing or flicker noise.

NOISE

The OPA378 series of op amps have excellent distortion characteristics. Total harmonic distortion + noise is below 0.003% (G = +1, $V_O = 3V_{RMS}$, and f = 1kHz, with a 10k Ω load). Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all the noise components.

EMI SUSCEPTIBILITY AND INPUT FILTERING

Operational amplifiers vary in their susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from its nominal value while the EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The

OPA378 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential-mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 25MHz (–3dB), with a roll-off of 20dB per decade. Figure 29 shows the EMI filter.




Figure 29. EMI Filter

GENERAL LAYOUT GUIDELINES

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1µF capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield op amp and input circuitry from air currents, such as cooling fans.


Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of $0.1\mu V/^{\circ}C$ or higher, depending on materials used.



ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 30 shows the ESD circuits contained in the OPA378 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



(1) $V_{IN} = +V_S + 500$ mV.

Figure 30. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application



An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA378 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as that illustrated in Figure 30, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.

Figure 30 depicts a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage $(+V_S)$ by 300mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while $+V_S$ and $-V_S$ are applied. If this event happens, a direct current path is established between the $+V_S$ and $-V_S$ supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ and/or $-V_S$ are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

APPLICATION IDEAS

Figure 31 shows the basic configuration for a bridge amplifier.

A low-side current shunt monitor is shown in Figure 32. R_N are optional resistors used to isolate the ADS8325 from the noise of the digital two-wire bus. Because the ADS8325 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5V power supply is sufficiently stable, the REF3330 may be omitted.

Figure 33 shows a high-side current monitor. The load current develops a voltage drop across $R_{\text{SHUNT}}.$ The noninverting input monitors this voltage and is duplicated on the inverting input. R_{G} then has the same voltage drop as $R_{\text{SHUNT}}.$ R_{G} can be sized to provide whatever current is most convenient to the designer based on design constraints. The current from R_{G} then flows through the MOSFET and to resistor R_{L} , creating a voltage that can be read. Note that R_{L} and R_{G} set the voltage gain of the circuit.

The supply voltage for the op amp is derived from the zener diode. For the OPA378 V_S must be between 2.2V and 5.5V. Two possible methods to bias the zener are shown in the circuit of Figure 33: the customary resistor bias and the current monitor. The current monitor biasing achieves the lowest possible voltage. Resistor R_1 and the diode on the noninverting input provide short-circuit protection.






Figure 31. Single Op Amp Bridge Amplifier





NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

Figure 32. Low-Side Current Monitor



- (1) Zener rated for op amp supply capability (that is, 5.1V for the OPA378).
- (2) Current-limiting resistor.
- (3) Choose zener biasing resistor or dual NMOSFETs (2N7002, NTZD511ON, SM6K2T110).

Figure 33. High-Side Current Monitor






Figure 34. Temperature Measurement




Figure 35. Thermistor Measurement





Figure 36. Precision Instrumentation Amplifier





(1) Other instrumentation amplifiers can be used, such as the INA326, which has lower noise but higher quiescent current.

Figure 37. Single-Supply, Very Low Power ECG Circuit






Figure 38. Digital Stethoscope Circuit



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (June 2009) to Revision D	Page
•	Changed OPA2378 orderable status to production data; updated references throughout document	1
•	Changed first sentence of Description section	1
•	Deleted footnote 2 from Package Information table	2
•	Added OPA2378 parameters to the Offset Voltage section of the Electrical Characteristics table	3
•	Deleted footnote 1 from Electrical Characteristics table	3
•	Added <i>OPA378</i> to the Offset Voltage, <i>Input Offset Voltage</i> and <i>vs Power Supply</i> parameters of the Electrical Characteristics table	3
•	Added typical specification to the OPA378 Offset Voltage, <i>Over Temperature</i> parameter of the Electrical Characteristics table	3
•	Added Offset Voltage, Channel Separation parameter to the Electrical Characteristics table	3
•	Added OPA2378 parameters to the Input Bias Current section of the Electrical Characteristics table	3
•	Added <i>OPA378</i> to the Input Bias Current, <i>Input Bias Current</i> and <i>Input Offset Current</i> parameters of the Electrical Characteristics table	3
•	Added typical specification to the Input Bias Current, Input Offset Current, OPA378 parameter of the Electrical Characteristics table	3
•	Added OPA378 to the Output, Voltage Output Swing from Rail parameter of the Electrical Characteristics	4
•	Added typical specification to the OPA378 Output, Over Temperature parameter of the Electrical Characteristics table	4
•	Added the OPA2378 Output, Voltage Output Swing from Rail and Over Temperature parameters to the Electrical Characteristics table	4
•	Updated Figure 18	7
•	Added Figure 25	9
•	Updated Figure 32	14
•	Updated Figure 33 and changed footnote 3	14





25-Apr-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2378AIDCNR	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCAI	Samples
OPA2378AIDCNT	ACTIVE	SOT-23	DCN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCAI	Samples
OPA378AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OAZI	Samples
OPA378AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OAZI	Samples
OPA378AIDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BTS	Samples
OPA378AIDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BTS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

25-Apr-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2378AIDCNR	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2378AIDCNT	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA378AIDCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA378AIDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA378AIDCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA378AIDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2378AIDCNR	SOT-23	DCN	8	3000	195.0	200.0	45.0
OPA2378AIDCNT	SOT-23	DCN	8	250	195.0	200.0	45.0
OPA378AIDCKR	SC70	DCK	5	3000	195.0	200.0	45.0
OPA378AIDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
OPA378AIDCKT	SC70	DCK	5	250	195.0	200.0	45.0
OPA378AIDCKT	SC70	DCK	5	250	180.0	180.0	18.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司