

NLSX5011

1-Bit 100 Mb/s Configurable Dual-Supply Level Translator

The NLSX5011 is a 1-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O V_{CC} - and I/O V_L -ports are designed to track two different power supply rails, V_{CC} and V_L respectively. Both the V_{CC} and the V_L supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the V_L side to be translated to either a higher or a lower logic signal voltage on the V_{CC} side, and vice-versa.

The NLSX5011 offers the feature that the values of the V_{CC} and V_L supplies are independent. Design flexibility is maximized because V_L can be set to a value either greater than or less than the V_{CC} supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the V_L supply must be equal to less than ($V_{CC} - 0.4$) V.

The NLSX5011 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLSX5011 is that each I/O_ V_{Ln} and I/O_ V_{CCn} channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both V_{CC} and V_L . The EN signal is referenced to the V_L supply.

Features

- Wide V_{CC} , V_L Operating Range: 0.9 V to 4.5 V
- V_L and V_{CC} are independent
 - V_L may be greater than, equal to, or less than V_{CC}
- High 100 pF Capacitive Drive Capability
- High-Speed with 140 Mb/s Guaranteed Data Rate for V_{CC} , $V_L > 1.8$ V
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Small packaging: ULLGA6 & UDFN6 Packages
- These are Pb-Free Devices

Typical Applications

- Mobile Phones, PDAs, Other Portable Devices

Important Information


- ESD Protection for All Pins:
 - ♦ HBM (Human Body Model) > 8000 V





ON Semiconductor®

www.onsemi.com



MARKING DIAGRAMS




ULLGA6, 1.2x1.0
BMX1 SUFFIX
CASE 613AE




ULLGA6, 1.45x1.0
AMX1 SUFFIX
CASE 613AF



UDFN6, 1.2 x 1.0
MU SUFFIX
CASE 517AA



UDFN6, 1.45 x 1.0
AMU SUFFIX
CASE 517AQ



E, P, D = Specific Device Code
M = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the ordering information section on page 2 of this data sheet.

NLSX5011




Figure 1. Typical Application Circuit




Figure 2. Simplified Functional Diagram (1 I/O Line)




Figure 3. Application Example for $V_L < V_{CC}$




Figure 4. Application Example for $V_L > V_{CC}$

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSX5011AMUTBG	UDFN6, 1.45x1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLSX5011AMUTCG		
NLSX5011MUTCG	UDFN6, 1.2x1.0, 0.4P (Pb-Free)	
NLSX5011AMX1TCG	ULLGA6, 1.45x1.0, 0.5P (Pb-Free)	
NLSX5011BMX1TCG	ULLGA6, 1.2x1.0, 0.4P (Pb-Free)	

NLSX5011




Figure 5. Logic Diagram




Figure 6. Pin Assignments

PIN ASSIGNMENT

Pins	Description
V _{CC}	V _{CC} Input Voltage
V _L	V _L Input Voltage
GND	Ground
EN	Output Enable
I/O V _{CCn}	I/O Port, Referenced to V _{CC}
I/O V _{Ln}	I/O Port, Referenced to V _L

FUNCTION TABLE

EN	Operating Mode
L	Hi-Z
H	I/O Buses Connected

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	High-side DC Supply Voltage	-0.5 to +5.5		V
V _L	Low-side DC Supply Voltage	-0.5 to +5.5		V
I/O V _{CC}	V _{CC} -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
I/O V _L	V _L -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
V _I	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
I _{CC}	DC Supply Current Through V _{CC}	± 100		mA
I _L	DC Supply Current Through V _L	± 100		mA
I _{GND}	DC Ground Current Through Ground Pin	± 100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	High-side Positive DC Supply Voltage	0.9	4.5	V
V _L	Low-side Positive DC Supply Voltage	0.9	4.5	V
V _I	Enable Control Pin Voltage	GND	4.5	V
V _{IO}	Bus Input/Output Voltage	I/O V _{CC} I/O V _L	4.5 4.5	V
T _A	Operating Temperature Range	-55	+125	°C
Δt/ΔV	Input Transition Rise or Rate V _I , V _{IO} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V ± 0.3 V	0	10	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions (Note 1)	V _{CC} (V) (Note 2)	V _L (V) (Note 3)	-40°C to +85°C			-55°C to +125°C		Unit
					Min	Typ (Note 4)	Max	Min	Max	
V _{IHC}	I/O V _{CC} Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V _{CC}	–	–	2/3 * V _{CC}	–	V
V _{ILC}	I/O V _{CC} Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	–	–	1/3 * V _{CC}	–	1/3 * V _{CC}	V
V _{IHL}	I/O V _L Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V _L	–	–	2/3 * V _L	–	V
V _{ILL}	I/O V _L Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	–	–	1/3 * V _L	–	1/3 * V _L	V
V _{IH}	Control Pin Input HIGH Voltage	T _A = +25°C	0.9 – 4.5	0.9 – 4.5	2/3 * V _L	–	–	2/3 * V _L	–	V
V _{IL}	Control Pin Input LOW Voltage	T _A = +25°C	0.9 – 4.5	0.9 – 4.5	–	–	1/3 * V _L	–	1/3 * V _L	V
V _{OHC}	I/O V _{CC} Output HIGH Voltage	I/O V _{CC} source current = 20 µA	0.9 – 4.5	0.9 – 4.5	0.9 * V _{CC}	–	–	0.9 * V _{CC}	–	V
V _{OLC}	I/O V _{CC} Output LOW Voltage	I/O V _{CC} sink current = 20 µA	0.9 – 4.5	0.9 – 4.5	–	–	0.2	–	0.2	V
V _{OHL}	I/O V _L Output HIGH Voltage	I/O V _L source current = 20 µA	0.9 – 4.5	0.9 – 4.5	0.9 * V _L	–	–	0.9 * V _L	–	V
V _{OLL}	I/O V _L Output LOW Voltage	I/O V _L sink current = 20 µA	0.9 – 4.5	0.9 – 4.5	–	–	0.2	–	0.2	V
I _{QVCC}	V _{CC} Supply Current	EN = V _L , I _O = 0 A, (I/O V _{CC} = 0 V or V _{CC} , I/O V _L = float) or (I/O V _{CC} = float, I/O V _L = 0 V or V _L)	0.9 – 4.5	0.9 – 4.5	–	–	1	–	2.5	µA
I _{QVL}	V _L Supply Current		0.9 – 4.5	0.9 – 4.5	–	–	1	–	2.5	µA
I _{TS-VCC}	V _{CC} Tristate Output Mode Supply Current	T _A = +25°C, EN = 0 V (I/O V _{CC} = 0 V or V _{CC} , I/O V _L = float) or (I/O V _{CC} = float, I/O V _L = 0 V or V _L)	0.9 – 4.5	0.9 – 4.5	–	–	0.5	–	1.5	µA
I _{TS-VL}	V _L Tristate Output Mode Supply Current		0.9 – 4.5	0.9 – 4.5	–	–	0.5	–	1.5	µA
I _{OZ}	I/O Tristate Output Mode Leakage Current	T _A = +25°C, EN = 0V	0.9 – 4.5	0.9 – 4.5	–	–	±1	–	±1.5	µA
I _I	Control Pin Input Current	T _A = +25°C	0.9 – 4.5	0.9 – 4.5	–	–	±1	–	±1	µA
I _{OFF}	Power Off Leakage Current	I/O V _{CC} = 0 to 4.5V, I/O V _L = 0 to 4.5 V	0	0	–	–	1	–	1.5	µA
			0.9 – 4.5	0	–	–	1	–	1.5	
			0	0.9 – 4.5	–	–	1	–	1.5	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Normal test conditions are V_I = 0 V, C_{I/OVCC} ≤ 15 pF and C_{I/OVL} ≤ 15 pF, unless otherwise specified.
2. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
3. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
4. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

TIMING CHARACTERISTICS

Symbol	Parameter	Test Conditions (Note 5)	V _{CC} (V) (Note 6)	V _L (V) (Note 7)	-55°C to +125°C			Unit
					Min	Typ (Note 8)	Max	
t _{R-VCC}	I/O V _{CC} Rise Time	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	8.5	nS
			1.8 – 4.5	1.8 – 4.5	–	–	3.5	
t _{F-VCC}	I/O V _{CC} Fall Time	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	8.5	nS
			1.8 – 4.5	1.8 – 4.5	–	–	3.5	
t _{R-VL}	I/O V _L Rise Time	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	8.5	nS
			1.8 – 4.5	1.8 – 4.5	–	–	3.5	
t _{F-VL}	I/O V _L Fall Time	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	8.5	nS
			1.8 – 4.5	1.8 – 4.5	–	–	3.5	
Z _{OVCC}	I/O V _{CC} One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	– – –	37 20 6.0	– – –	Ω
Z _{OVL}	I/O V _L One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	– – –	37 20 6.0	– – –	Ω
t _{PD_VL-VCC}	Propagation Delay (Driving I/O V _{CC})	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	35	nS
			1.8 – 4.5	1.8 – 4.5	–	–	10	
		C _{IOVCC} = 30 pF	0.9 – 4.5	0.9 – 4.5	–	–	35	
			1.8 – 4.5	1.8 – 4.5	–	–	10	
		C _{IOVCC} = 50 pF	1.0 – 4.5	1.0 – 4.5	–	–	37	
			1.8 – 4.5	1.8 – 4.5	–	–	11	
		C _{IOVCC} = 100 pF	1.2 – 4.5	1.2 – 4.5	–	–	40	
			1.8 – 4.5	1.8 – 4.5	–	–	13	
t _{PD_VCC-VL}	Propagation Delay (Driving I/O V _L)	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	–	–	35	nS
			1.8 – 4.5	1.8 – 4.5	–	–	10	
		C _{IOVL} = 30 pF	0.9 – 4.5	0.9 – 4.5	–	–	35	
			1.8 – 4.5	1.8 – 4.5	–	–	10	
		C _{IOVL} = 50 pF	1.0 – 4.5	1.0 – 4.5	–	–	37	
			1.8 – 4.5	1.8 – 4.5	–	–	11	
		C _{IOVL} = 100 pF	1.2 – 4.5	1.2 – 4.5	–	–	40	
			1.8 – 4.5	1.8 – 4.5	–	–	13	
t _{SK}	Channel-to-Channel Skew	C _{IOVCC} = 15 pF, C _{IOVL} = 15 pF (Note 9)	0.9 – 4.5	0.9 – 4.5	–	–	0.15	nS
I _{IN_PEAK}	Input Driver Maximum Peak Current	EN = V _L ; I/O_V _{CC} = 1 MHz Square Wave, Amplitude = V _{CC} , or I/O_V _L = 1 MHz Square Wave, Amplitude = V _L (Note 9)	0.9 – 4.5	0.9 – 4.5	–	–	5.0	mA

5. Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.

6. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.

7. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.

8. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

9. Guaranteed by design.

NLSX5011

TIMING CHARACTERISTICS (continued)

Symbol	Parameter		Test Conditions (Note 10)	V _{CC} (V) (Note 11)	V _L (V) (Note 12)	-55°C to +125°C			Unit
						Min	Typ (Note 13)	Max	
t _{EN-VCC}	I/O_V _{CC} Output Enable Time	t _{PZH}	C _{IOVCC} = 15 pF, I/O_V _L = V _L	0.9 – 4.5	0.9 – 4.5	–	–	160	nS
		t _{PZL}	C _{IOVCC} = 15 pF, I/O_V _L = 0 V	0.9 – 4.5	0.9 – 4.5	–	–	130	
t _{EN-VL}	I/O_V _L Output Enable Time	t _{PZH}	C _{IOVL} = 15 pF, I/O_V _{CC} = V _{CC}	0.9 – 4.5	0.9 – 4.5	–	–	160	nS
		t _{PZL}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9 – 4.5	0.9 – 4.5	–	–	130	
t _{DIS-VCC}	I/O_V _{CC} Output Disable Time	t _{PHZ}	C _{IOVCC} = 15 pF, I/O_V _L = V _L	0.9 – 4.5	0.9 – 4.5	–	–	210	nS
		t _{PLZ}	C _{IOVCC} = 15 pF, I/O_V _L = 0 V	0.9 – 4.5	0.9 – 4.5	–	–	175	
t _{DIS-VL}	I/O_V _L Output Disable Time	t _{PHZ}	C _{IOVL} = 15 pF, I/O_V _{CC} = V _{CC}	0.9 – 4.5	0.9 – 4.5	–	–	210	nS
		t _{PLZ}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9 – 4.5	0.9 – 4.5	–	–	175	
MDR	Maximum Data Rate	C _{IO} = 15 pF	0.9 – 4.5	0.9 – 4.5	50	–	–	mbps	
			1.8 – 4.5	1.8 – 4.5	140	–	–		
		C _{IO} = 30 pF	0.9 – 4.5	0.9 – 4.5	40	–	–		
			1.8 – 4.5	1.8 – 4.5	120	–	–		
		C _{IO} = 50 pF	1.0 – 4.5	1.0 – 4.5	30	–	–		
			1.8 – 4.5	1.8 – 4.5	100	–	–		
		C _{IO} = 100 pF	1.2 – 4.5	1.2 – 4.5	20	–	–		
			1.8 – 4.5	1.8 – 4.5	60	–	–		

10. Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.

11. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.

12. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.

13. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

DYNAMIC POWER CONSUMPTION ($T_A = +25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	V _{CC} (V) (Note 14)	V _L (V) (Note 15)	Typ (Note 16)	Unit
C _{PD_VL}	V _L = Input port, V _{CC} = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	39	pF
			1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	V _{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	37	pF
			1.5	1.8	30	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	19	
C _{PD_VCC}	V _L = Input port, V _{CC} = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	29	pF
			1.5	1.8	29	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	35	
	V _{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	21	pF
			1.5	1.8	18	
			1.8	1.5	18	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

14. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.

15. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.

16. Typical values are at T_A = +25°C.

17. C_{PD_VL} and C_{PD_VCC} are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the V_L and V_{CC} power supplies, respectively. I_{CC} = I_{CC} (dynamic) + I_{CC} (static) ≈ I_{CC}(operating) ≈ C_{PD} × V_{CC} × f_{IN} × N_{SW} where I_{CC} = I_{CC_VCC} + I_{CC_VL} and N_{SW} = total number of outputs switching.

STATIC POWER CONSUMPTION ($T_A = +25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	V _{CC} (V) (Note 18)	V _L (V) (Note 19)	Typ (Note 20)	Unit
C _{PD_VL}	V _L = Input port, V _{CC} = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
			1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V _{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
			1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
C _{PD_VCC}	V _L = Input port, V _{CC} = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
			1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V _{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
			1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	

18. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.

19. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.

20. Typical values are at T_A = +25°C

NLSX5011




Figure 7. Driving I/O V_L Test Circuit and Timing





Figure 8. Driving I/O V_{CC} Test Circuit and Timing



Test	Switch
t_{PZH}, t_{PHZ}	Open
t_{PZL}, t_{PLZ}	$2 \times V_{CC}$

$C_L = 15 \text{ pF}$ or equivalent (Includes jig and probe capacitance)
 $R_L = R_1 = 50 \text{ k}\Omega$ or equivalent
 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 9. Test Circuit for Enable/Disable Time Measurement




Figure 10. Timing Definitions for Propagation Delays and Enable/Disable Measurement

IMPORTANT APPLICATIONS INFORMATION

Level Translator Architecture

The NLSX5011 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V_L and V_{CC} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O V_L to the I/O V_{CC} ports, input signals referenced to the V_L supply are translated to output signals with a logic level matched to V_{CC} . In a similar manner, the I/O V_{CC} to I/O V_L translation shifts input signals with a logic level compatible to V_{CC} to an output signal matched to V_L .

The NLSX5011 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto-sense translators such as the NLSX5011 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

Enable Input (EN)

The NLSX5011 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V_{CC} and I/O

V_L pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_L supply and has Over-Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The NLSX5011 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines

The values of the V_L and V_{CC} supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because V_L may be either greater than or less than the V_{CC} supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the V_L supply must be equal to less than ($V_{CC} - 0.4$) V.


The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O V_{CC} and I/O V_L pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1 μ F decoupling capacitors should be used on the V_L and V_{CC} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLSX5011 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (V_L or $V_{CC} = 0$ V). This feature causes all of the I/O pins to be in the power saving high impedance state.

NLSX5011

PACKAGE DIMENSIONS

UDFN6 1.2 x 1.0, 0.4P
CASE 517AA
ISSUE D




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS		
DIM	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.127 REF	
b	0.15	0.25
D	1.20 BSC	
E	1.00 BSC	
e	0.40 BSC	
L	0.30	0.40
L1	0.00	0.15
L2	0.40	0.50

MOUNTING FOOTPRINT*





DIMENSIONS: MILLIMETERS


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

UDFN6 1.45x1.0, 0.5P
CASE 517AQ
ISSUE O



DETAIL A
OPTIONAL
CONSTRUCTIONS




DETAIL B
OPTIONAL
CONSTRUCTIONS

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

MILLIMETERS		
DIM	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A2	0.07	REF
b	0.20	0.30
D	1.45	BSC
E	1.00	BSC
e	0.50	BSC
L	0.30	0.40
L1	---	0.15

MOUNTING FOOTPRINT




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.2 x 1.0, 0.4P
CASE 613AE
ISSUE A




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

MILLIMETERS		
DIM	MIN	MAX
A	---	0.40
A1	0.00	0.05
b	0.15	0.25
D	1.20 BSC	
E	1.00 BSC	
e	0.40 BSC	
L	0.25	0.35
L1	0.35	0.45

**MOUNTING FOOTPRINT
SOLDERMASK DEFINED***



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

