

用于电压检测应用的 AMC1336 小型、高精度、增强型隔离式 Δ - Σ 调制器驱动器

1 特性

- 输入结构专为电压测量而优化:
 - 输入电压范围: $\pm 1\text{V}$
 - 输入电阻: $1.5\text{G}\Omega$ (典型值)
- 出色的直流性能:
 - 失调电压误差: $\pm 0.5\text{mV}$ (最大值)
 - 温漂: $\pm 4\mu\text{V}/^\circ\text{C}$ (最大值)
 - 增益误差: $\pm 0.25\%$ (最大值)
 - 增益漂移: $\pm 40\text{ppm}/^\circ\text{C}$ (最大值)
- 瞬态抗扰性: $115\text{kV}/\mu\text{s}$ (典型值)
- 高侧电源缺失检测
- 安全相关认证:
 - 符合 DIN VDE V 0884-11: 2017-01 标准的 $8000\text{V}_{\text{PEAK}}$ 增强型隔离
 - 符合 UL1577 标准且长达 1 分钟的 $5700\text{V}_{\text{RMS}}$ 隔离
 - IEC 62368-1 终端设备标准

2 应用

- 以下器件的隔离式交流和直流电压测量:
 - 不间断电源
 - 光电逆变器
 - 电机驱动器

3 说明

AMC1336 是一款精密 Δ - Σ 调制器，通过抗电磁干扰性能极强的电容式双隔离隔栅将输出与输入电路隔离开。该隔离层经过认证，可以按照 DIN VDE V 0884-11 和 UL1577 标准提供高达 $8000\text{V}_{\text{PEAK}}$ 的增强型隔离。与隔离式电源结合使用时，该隔离式调制器可将以不同共模电压等级运行的系统的各器件隔开，并防止较低电压器件损坏。

AMC1336 独有的双极 $\pm 1\text{V}$ 宽输入电压范围及其高输入电阻支持与高电压应用中的电阻分压器直接连接。与数字滤波器（例如集成到 TMS320F28004x、TMS320F2807x 或 TMS320F2837x 微控制器系列中的数字滤波器）配合使用以抽取输出位流时，该器件可在 82kSPS 的数据速率下实现具有 87dB 动态范围的 16 位分辨率。

在高侧，AMC1336 由 3.3V 或 5V 电源供电。隔离式数字接口由 3.0V、3.3V 或 5V 电源供电。


AMC1336 的额定扩展工业温度范围为 -40°C 至 $+125^\circ\text{C}$ 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
AMC1336	SOIC (8)	5.85mm × 7.50mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图



目 录

1 特性	1	7.2 Functional Block Diagram	17
2 应用	1	7.3 Feature Description.....	17
3 说明	1	7.4 Device Functional Modes.....	23
4 修订历史记录	2	8 Application and Implementation	24
5 Pin Configuration and Functions	3	8.1 Application Information.....	24
6 Specifications	4	8.2 Typical Application	25
6.1 Absolute Maximum Ratings	4	9 Power Supply Recommendations	29
6.2 ESD Ratings.....	4	10 Layout	30
6.3 Recommended Operating Conditions	4	10.1 Layout Guidelines	30
6.4 Thermal Information	5	10.2 Layout Example	30
6.5 Power Ratings.....	5	11 器件和文档支持	31
6.6 Insulation Specifications.....	6	11.1 器件支持	31
6.7 Safety-Related Certifications.....	7	11.2 文档支持	31
6.8 Safety Limiting Values	7	11.3 接收文档更新通知	31
6.9 Electrical Characteristics.....	7	11.4 社区资源	31
6.10 Switching Characteristics.....	9	11.5 商标	31
6.11 Insulation Characteristics Curves	10	11.6 静电放电警告	31
6.12 Typical Characteristics	11	11.7 Glossary	31
7 Detailed Description	17	12 机械、封装和可订购信息	32
7.1 Overview	17		


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (December 2019) to Revision B	Page
• Changed P_D ($AVDD = DVDD = 5.5$ V) from 88 mW to 90.75 mW.....	5
• Changed P_{D1} ($AVDD = 5.5$ V) from 55 mW to 57.75 mW	5
• Added UL certification file number.....	7

Changes from Original (August 2019) to Revision A	Page
• 已更改 将文档状态从“预告信息”更改为“生产数据”	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	AVDD	—	Analog (high-side) power supply, 3.0 V to 5.5 V. See the Power Supply Recommendations section for decoupling recommendations.
2	AINP	I	Noninverting analog input
3	AINN	I	Inverting analog input
4	AGND	—	Analog (high-side) ground reference
5	DGND	—	Digital (controller-side) ground reference
6	DOUT	O	Modulator bitstream output, updated with the rising edge of the clock signal present on CLKIN. Use the rising edge of the clock to latch the modulator bitstream at the input of the digital filter device.
7	CLKIN	I	Modulator clock input with internal pulldown resistor (typical value: 1 MΩ). The clock signal must be applied continuously for proper device operation; see the Clock Input section for additional details.
8	DVDD	—	Digital (controller-side) power supply, 2.7 V to 5.5 V. See the Power Supply Recommendations section for decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	AVDD to AGND	-0.3	6.5	V
	DVDD to DGND	-0.3	6.5	
Analog input voltage	On the AINP and AINN pins	AGND - 5	AVDD + 0.5	V
Digital input voltage	On the CLKIN pin	DGND - 0.5	DVDD + 0.5	V
Digital output voltage	On the DOUT pin	DGND - 0.5	DVDD + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T_J		150	°C
	Storage, T_{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
POWER SUPPLY					
AVDD	High-side supply voltage	AVDD to AGND	3.0	5.0	5.5
DVDD	Controller-side	DVDD to DGND	2.7	3.3	5.5
ANALOG INPUT					
$V_{Clipping}$	Differential input voltage before clipping output	$V_{IN} = V_{AINP} - V_{AINN}$		± 1.25	V
V_{FSR}	Specified linear differential full-scale voltage	$V_{IN} = V_{AINP} - V_{AINN}$	-1	1	V
	Absolute common-mode input voltage ⁽¹⁾	$(V_{AINP} + V_{AINN}) / 2$ to AGND	-2	AVDD	V
V_{CM}	Operating common-mode input voltage ⁽²⁾	$(V_{AINP} + V_{AINN}) / 2$ to AGND, 3.0 V \leq AVDD $<$ 4 V, $V_{AINP} = V_{AINN}$	-1.4	AVDD - 1.4	V
		$(V_{AINP} + V_{AINN}) / 2$ to AGND, 3.0 V \leq AVDD $<$ 4.5 V, $ V_{AINP} - V_{AINN} = 1.25$ V	-0.8	AVDD - 2.4	
		$(V_{AINP} + V_{AINN}) / 2$ to AGND, 4 V \leq AVDD \leq 5.5 V, $V_{AINP} = V_{AINN}$	-1.4	2.7	
		$(V_{AINP} + V_{AINN}) / 2$ to AGND, 4.5 V \leq AVDD \leq 5.5 V, $ V_{AINP} - V_{AINN} = 1.25$ V	-0.8	2.1	
DIGITAL INPUT					
	Input voltage	V_{CLKIN} to DGND	DGND	DVDD	V
TEMPERATURE RANGE					
T_A	Operating ambient temperature		-40	25	125
					°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings* table.

- (2) See the *Analog Input* section for more details.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		AMC1336	UNIT
		DWV (SOIC)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	94	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	36	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	11.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	44.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5 V	90.75	mW
		AVDD = DVDD = 3.6 V	50.4	
P _{D1}	Maximum power dissipation (high-side supply)	AVDD = 5.5 V	57.75	mW
		AVDD = 3.6 V	32.4	
P _{D2}	Maximum power dissipation (controller-side supply)	DVDD = 5.5 V	33	mW
		DVDD = 3.6 V	18	

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	
DIN VDE V 0884-11: 2017-01⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2121	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave); see 图 5	1500	V _{RMS}
		At DC voltage	2121	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	8000	V _{PK}
		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	9600	
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-μs waveform, V _{TEST} = 1.6 × V _{IOSM} = 12800 V _{PK} (qualification)	8000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroups 2 & 3, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V _{ini} = V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 5700 V _{RMS} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO} = 6840 V _{RMS} , t = 1 s (100% production test)	5700	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

6.7 Safety-Related Certifications

VDE		UL
Certified according to DIN VDE V 0884-11: 2017-01, DIN EN 62368-1: 2016-05, EN 62368-1: 2014, and IEC 62368-1: 2014		Recognized under 1577 component recognition
Reinforced insulation		Single protection
Certificate number: 40040142		File number: E181974

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	$R_{\theta JA} = 94^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, AVDD = DVDD = 5.5 V, see 图 3			241	mA
	$R_{\theta JA} = 94^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, AVDD = DVDD = 3.6 V, see 图 3			369	
P_S	$R_{\theta JA} = 94^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, see 图 4			1329	mW
T_S	Maximum safety temperature			150	°C

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S . These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(\max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(\max)} \text{ is the maximum junction temperature.}$$

$$P_S = I_S \times \text{AVDD}_{\max} + I_S \times \text{DVDD}_{\max}, \text{ where } \text{AVDD}_{\max} \text{ is the maximum high-side voltage and } \text{DVDD}_{\max} \text{ is the maximum controller-side supply voltage.}$$

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -1 V to +1 V, and AINN = AGND = 0 V; typical specifications are at $T_A = 25^{\circ}\text{C}$, AVDD = 5 V, DVDD = 3.3 V, and $f_{CLKIN} = 20 \text{ MHz}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
R_{IN}	Single-ended input resistance	AINN = AGND	0.1	1.5	$\text{G}\Omega$
R_{IND}	Differential input resistance		0.16	1.5	$\text{G}\Omega$
C_{IN}	Single-ended input capacitance	AINN = AGND, $f_{CLKIN} = 20 \text{ MHz}$		2	pF
C_{IND}	Differential input capacitance	$f_{CLKIN} = 20 \text{ MHz}$		2	pF
I_{IB}	Input bias current	AINP = AINN = AGND; $I_{IB} = (I_{AINP} + I_{AINN}) / 2$	-10	± 3	nA
TCI_{IB}	Input bias current drift	AINP = AINN = AGND; $I_{IB} = (I_{AINP} + I_{AINN}) / 2$		-14	$\text{pA}/^{\circ}\text{C}$
I_{IO}	Input offset current	$I_{IO} = I_{AINP} - I_{AINN}$	-5	± 1	nA
CMTI	Common-mode transient immunity	$ AGND - DGND = 1 \text{ kV}$	80	115	$\text{kV}/\mu\text{s}$

Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $\text{AVDD} = 3.0 \text{ V}$ to 5.5 V , $\text{DVDD} = 2.7 \text{ V}$ to 5.5 V , $\text{AINP} = -1 \text{ V}$ to $+1 \text{ V}$, and $\text{AINN} = \text{AGND} = 0 \text{ V}$; typical specifications are at $T_A = 25^\circ\text{C}$, $\text{AVDD} = 5 \text{ V}$, $\text{DVDD} = 3.3 \text{ V}$, and $f_{\text{CLKIN}} = 20 \text{ MHz}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCURACY						
	Resolution	Decimation filter output set to 16 bits	16			Bit
INL	Integral nonlinearity ⁽¹⁾	Resolution: 16 bits	-4	± 1.6	4	LSB
E_O	Offset error	Initial, at $T_A = 25^\circ\text{C}$, $\text{AINP} = \text{AINN} = \text{AGND}$	-0.5	± 0.03	0.5	mV
TCE_O	Offset error drift ⁽²⁾		-4	± 0.6	4	$\mu\text{V}/^\circ\text{C}$
E_G	Gain error ⁽³⁾	Initial, at $T_A = 25^\circ\text{C}$, $\text{V}_{\text{AINP}} = 1 \text{ V}$ or $\text{V}_{\text{AINN}} = -1 \text{ V}$, $\text{AINN} = \text{AGND}$	-0.25	± 0.02	0.25	%
TCE_G	Gain error drift ⁽⁴⁾		-40	± 20	40	$\text{ppm}/^\circ\text{C}$
CMRR	Common-mode rejection ratio	$\text{AINP} = \text{AINN}$, $f_{\text{IN}} = 0 \text{ Hz}$, $\text{V}_{\text{CM min}} \leq \text{V}_{\text{CM}} \leq \text{V}_{\text{CM max}}$		-104		dB
		$\text{AINP} = \text{AINN}$, $f_{\text{IN}} = 10 \text{ kHz}$, $-0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 0.5 \text{ V}$		-96		
PSRR	Power-supply rejection ratio	PSRR vs AVDD , at DC		-83		dB
		PSRR vs AVDD , 100-mV and 10-kHz ripple		-83		
AC ACCURACY						
SNR	Signal-to-noise ratio	$\text{V}_{\text{IN}} = 2 \text{ V}_{\text{PP}}$, $f_{\text{IN}} = 1 \text{ kHz}$	82	87		dB
SINAD	Signal-to-noise + distortion	$\text{V}_{\text{IN}} = 2 \text{ V}_{\text{PP}}$, $f_{\text{IN}} = 1 \text{ kHz}$	79	85		dB
THD	Total harmonic distortion	$\text{V}_{\text{IN}} = 2 \text{ V}_{\text{PP}}$, $f_{\text{IN}} = 1 \text{ kHz}$		-91	-80	dB
SFDR	Spurious-free dynamic range	$\text{V}_{\text{IN}} = 2 \text{ V}_{\text{PP}}$, $f_{\text{IN}} = 1 \text{ kHz}$	80	92		dB
DIGITAL INPUT (CMOS Logic With Schmitt-Trigger)						
I_{IN}	Input current	$\text{DGND} \leq \text{V}_{\text{IN}} \leq \text{DVDD}$			7	μA
C_{IN}	Input capacitance			4		pF
V_{IH}	High-level input voltage		0.7 x DVDD		DVDD + 0.3	V
V_{IL}	Low-level input voltage		-0.3		0.3 x DVDD	V
DIGITAL OUTPUT (CMOS)						
C_{LOAD}	Output load capacitance	$f_{\text{CLKIN}} = 21 \text{ MHz}$		15	30	pF
V_{OH}	High-level output voltage	$I_{\text{OH}} = -20 \mu\text{A}$	DVDD - 0.1			V
		$I_{\text{OH}} = -4 \text{ mA}$	DVDD - 0.4			
V_{OL}	Low-level output voltage	$I_{\text{OL}} = 20 \mu\text{A}$		0.1		V
		$I_{\text{OL}} = 4 \text{ mA}$		0.4		
POWER SUPPLY						
AVDD_{POR}	AVDD power-on reset threshold voltage	AVDD falling	2.4	2.6	2.8	V
I_{AVDD}	High-side supply current	$3 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$		6.8	9	mA
		$4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}$		7.8	10.5	
I_{DVDD}	Controller-side supply current	$2.7 \text{ V} \leq \text{DVDD} \leq 3.6 \text{ V}$, $C_{\text{LOAD}} = 15 \text{ pF}$		3.4	5	mA
		$4.5 \text{ V} \leq \text{DVDD} \leq 5.5 \text{ V}$, $C_{\text{LOAD}} = 15 \text{ pF}$		3.7	6	

- (1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (2) Offset error drift is calculated using the box method, as described by the following equation:

$$\text{TCE}_O = (\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}) / \text{TempRange}$$
- (3) The typical value includes one sigma statistical variation.
- (4) Gain error drift is calculated using the box method, as described by the following equation:

$$\text{TCE}_G \text{ (ppm)} = ((\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}) / (\text{value} \times \text{TempRange})) \times 10^6$$

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{CLKIN}	CLKIN clock frequency	3.0 V ≤ AVDD ≤ 5.5 V	9	20	21	MHz
		4.5 V ≤ AVDD ≤ 5.5 V	5	20	21	
	CLKIN duty cycle		40%	50%	60%	
t_{H1}	DOUT hold time after rising edge of CLKIN	$C_{LOAD} = 15 \text{ pF}$	3.5			ns
t_{D1}	Rising edge of CLKIN to DOUT valid delay	$C_{LOAD} = 15 \text{ pF}$			15	ns
t_r	DOUT rise time	10% to 90%, 2.7 V ≤ DVDD ≤ 3.6 V, $C_{LOAD} = 15 \text{ pF}$	2.5	6	ns	
		10% to 90%, 4.5 V ≤ DVDD ≤ 5.5 V, $C_{LOAD} = 15 \text{ pF}$	3.2	6	ns	
t_f	DOUT fall time	10% to 90%, 2.7 V ≤ DVDD ≤ 3.6 V, $C_{LOAD} = 15 \text{ pF}$	2.2	6	ns	
		10% to 90%, 4.5 V ≤ DVDD ≤ 5.5 V, $C_{LOAD} = 15 \text{ pF}$	2.9	6	ns	
t_{ASTART}	Analog start-up time	AVDD step to 3.0 V; 0.1%-settling, clock applied		0.25		ms




图 1. Digital Interface Timing





图 2. Device Start-Up Timing

6.11 Insulation Characteristics Curves



6.12 Typical Characteristics

at AVDD = 5 V, DVDD = 3.3 V, AINP = –1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)




图 6. Input Bias Current vs Common-Mode Input Voltage




图 7. Integral Nonlinearity vs Input Voltage




图 8. Integral Nonlinearity vs Temperature




图 9. Offset Error Histogram




图 10. Offset Error vs High-Side Supply Voltage




图 11. Offset Error vs Temperature

Typical Characteristics (接下页)

at AVDD = 5 V, DVDD = 3.3 V, AINP = −1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)




图 12. Offset Error vs Clock Frequency




图 13. Gain Error Histogram




图 14. Gain Error vs High-Side Supply Voltage




图 15. Gain Error vs Temperature




图 16. Gain Error vs Clock Frequency





图 17. Common-Mode Rejection Ratio vs Input Signal Frequency

Typical Characteristics (接下页)

at AVDD = 5 V, DVDD = 3.3 V, AINP = −1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)



Typical Characteristics (接下页)

at AVDD = 5 V, DVDD = 3.3 V, AINP = −1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)




图 24. Total Harmonic Distortion vs High-Side Supply Voltage





图 25. Total Harmonic Distortion vs Temperature



f_{CLKIN} < 9 MHz with AVDD ≥ 4.5 V only

图 26. Total Harmonic Distortion vs Clock Frequency




图 27. Total Harmonic Distortion vs Input Signal Frequency




图 28. Total Harmonic Distortion vs Input Signal Amplitude





图 29. Spurious-Free Dynamic Range vs High-Side Supply Voltage

Typical Characteristics (接下页)

at AVDD = 5 V, DVDD = 3.3 V, AINP = −1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)



Typical Characteristics (接下页)

at AVDD = 5 V, DVDD = 3.3 V, AINP = −1 V to 1 V, AINN = AGND, f_{CLKIN} = 20 MHz, and sinc³ filter with OSR = 256 (unless otherwise noted)




图 36. Supply Current vs Supply Voltage




图 37. Supply Current vs Temperature




图 38. Supply Current vs Clock Frequency


7 Detailed Description

7.1 Overview

The differential analog input (comprised of input signals AINP and AINN) of the AMC1336 is a chopper-stabilized instrumentation amplifier, followed by the switched-capacitor input of a second-order, delta-sigma ($\Delta\Sigma$) modulator stage that digitizes the input signal into a 1-bit output stream. The data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the externally provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 21 MHz. The time average of this serial bitstream output is proportional to the analog input voltage. The *Functional Block Diagram* section shows a detailed block diagram of the AMC1336. The 1.6-G Ω differential input resistance of the analog input stage supports low gain-error signal sensing in high-voltage applications using resistive dividers. The external clock input simplifies the synchronization of multiple current-sensing channels on the system level.

The silicon-dioxide (SiO_2)-based capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report, available for download at www.ti.com.

7.2 Functional Block Diagram




7.3 Feature Description

7.3.1 Analog Input

The AMC1336 incorporates front-end circuitry that contains an instrumentation amplifier, followed by a $\Delta\Sigma$ modulator. To support a bipolar input range with a unipolar high-side supply AVDD, the device uses a charge pump to simplify the overall system design and minimize circuit cost. For reduced offset and offset drift, the input buffer is chopper-stabilized with the switching frequency set at $f_{\text{CLKIN}} / 32$. 图 39 illustrates the spur created by the switching frequency.

Feature Description (接下页)




sinc³ filter, OSR = 1, f_{CLKIN} = 20 MHz, f_{IN} = 1 kHz

图 39. Quantization Noise Shaping

The linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ± 1 V, and within the specified input common-mode range.

图 40 shows the specified common-mode input voltage that applies for the full-scale input voltage range as specified in this document.

If smaller input signals are used, the operational common-mode input voltage range widens. 图 41 shows the common-mode input voltage that applies with no differential input signal; that is, when the voltage applied on AINP is equal to the voltage applied on AINN. The common-mode input voltage range scales with the actual differential input voltage between this range and the range in 图 40.



Feature Description (接下页)

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND – 5 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR) and within the specified input common-mode range.

7.3.2 Modulator

The modulator implemented in the AMC1336, as conceptualized in [图 42](#), is a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The analog input voltage V_{IN} and the output V_5 of the 1-bit digital-to-analog converter (DAC) are subtracted, providing an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in an output voltage V_3 that is differentiated with the input signal V_{IN} and the output of the first integrator V_2 . Depending on the polarity of the resulting voltage V_4 , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V_5 , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.




图 42. Block Diagram of a Second-Order Modulator

As depicted in [图 39](#), the modulator shifts the quantization noise to high frequencies. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller families [TMS320F2807x](#) and [TMS320F2837x](#) offer a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC1336. Furthermore, the SD24_B converters on the [MSP430F677x](#) microcontrollers offer a path to directly access the integrated sinc filters for a simple system-level solution for multichannel, isolated current sensing. An additional option is to use a suitable application-specific device, such as the [AMC1210](#) (a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.

Feature Description (接下页)

7.3.3 Isolation Channel Signal Transmission

The AMC1336 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO_2 -based isolation barrier. The transmitter modulates the bitstream at TX IN in 图 43 with an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital one and sends a *no signal* to represent the digital zero. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the common-mode transient immunity (CMTI) performance and reduces the radiated emissions caused by the high-frequency carrier. 图 43 shows the block diagram of an isolation channel integrated in the AMC1336.




图 43. Block Diagram of an Isolation Channel

图 44 shows the concept of the on-off keying scheme.




图 44. OOK-Based Modulation Scheme

Feature Description (接下页)

7.3.4 Clock Input

The AMC1336 system clock is provided externally at the CLKIN pin. The clock signal must be applied continuously for proper device operation.

To support the bipolar input voltage range with a unipolar high-side supply AVDD, the AMC1336 includes a charge pump. This charge pump stops operating if the clock signal is below the specified frequency range or if the signal is paused or missing. In that case, the input bias current increases beyond the specified range and significantly reduces the input resistance of the device. When the clock signal is paused or missing, the modulator stops the analog signal conversion and the digital output signal remains frozen in the last logic state. When the clock signal is applied again after a pause, the internal analog circuitry biasing must settle for proper device performance. In this case, consider the t_{START} specification in the *Switching Characteristics* table.

7.3.5 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 1 V produces a stream of ones and zeros that are high 90% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982 (an unsigned code). A differential input of -1 V produces a stream of ones and zeros that are high 10% of the time and ideally results in code 6553 with 16-bit resolution. These input voltages are also the specified linear range of the AMC1336 with performance as specified in this document. If the input voltage value exceeds this range, the output of the modulator shows nonlinear behavior when the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to -1.25 V or with a stream of only ones with an input greater than or equal to 1.25 V. In this case, however, the AMC1336 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the *AVDD Diagnostics and Fail-Safe Output* section for more details). 图 45 shows the input voltage versus the output modulator signal.




图 45. Analog Input versus the AMC1336 Modulator Output


公式 1 calculates the density of ones in the output bitstream for any input voltage value (with the exception of a full-scale input signal, as described in the *Output Behavior in Case of a Full-Scale Input* section):

$$\frac{V_{\text{IN}} + V_{\text{Clipping}}}{2 \times V_{\text{Clipping}}} \quad (1)$$

The modulator bitstream on the DOUT pin changes with the rising edge of the clock signal applied on the CLKIN pin. Use the rising edge of the clock to latch the modulator bitstream at the input of the digital filter device.

Feature Description (接下页)

The AMC1336 features a slew-rate-controlled output stage that reduces the over- and undershoots of the output amplitude and radiated emissions of the DOUT line in the system. 图 46 and 图 47 show examples of rising and falling edges of DOUT with different capacitive loads.



7.4 Device Functional Modes

The AMC1336 is operational when the power supplies AVDD and DVDD, and the clock signal CLKIN are applied, as specified in the *Recommended Operating Conditions* and *Switching Characteristics* tables.

7.4.1 Output Behavior in Case of a Full-Scale Input

图 48 shows that if a full-scale input signal is applied to the AMC1336 (that is, $V_{IN} \geq V_{Clipping}$), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed. This feature can be used for advanced system-level diagnostics to differentiate between system failures caused by missing high-side supply AVDD or input overvoltage events.




图 48. Out-of-Range Output of the AMC1336

7.4.2 AVDD Diagnostics and Fail-Safe Output

In the case of a missing high-side supply voltage AVDD, the output of a $\Delta\Sigma$ modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. As shown in 图 49, the AMC1336 implements an AVDD diagnostics and fail-safe output function that ensures that the output DOUT of the device offers a steady-state bitstream of logic 0's in case of a missing AVDD. Sample at least 128 CLKIN cycles in order to distinguish a missing AVDD condition from an input underrange condition.




图 49. Fail-Safe Output of the AMC1336

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Digital Filter Usage

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). 公式 2 shows a sinc^3 -type filter, which is a very simple filter that is built with minimal effort and hardware:

$$H(z) = \left(\frac{1 - z^{-\text{OSR}}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All the characterization in this document is also done with a sinc^3 filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

An example code for implementing a sinc^3 filter in an FPGA is discussed in the [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications](#) application note, available for download at www.ti.com.

8.2 Typical Application

Isolated $\Delta\Sigma$ modulators are widely used in frequency inverter designs because of their high AC and DC performance. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), and other industrial applications.

图 50 shows a simplified schematic of a frequency inverter application with the AMC1336 used for the DC-link and output phase voltage sensing. In this example, the ground reference point for the microcontroller is not connected by any means to the power stage. This configuration is usually the case in systems with the microcontroller located on a dedicated control card or PCB.

Current feedback is performed with shunt resistors (R_{SHUNT}) and TI's **AMC1306M25** isolated modulators. Depending on the system design, either all three or only two motor phase currents are sensed.

Depending on the overall digital processing power requirements and with a total of eight $\Delta\Sigma$ modulator bitstreams to be processed by the microcontroller (MCU), a derivative from either the low-cost single-core **TMS320F2807x** or the dual-core **TMS320F2837x** families can be used in this application.




图 50. The AMC1336 in a Frequency Inverter Application

Typical Application (接下页)

图 51 显示了 AMC1336 的另一个应用示例，用于输入相电压和 DC 链电压传感。在此情况下，微控制器位于专用控制卡上，AMC1306M25 用于基于分流器的电流传感。




图 51. Input Phase Voltage Sensing Application with AMC1336

Typical Application (接下页)

8.2.1 Design Requirements

表 1 lists the parameters for this typical application.

表 1. Design Requirements

PARAMETER	VALUE
Supply voltage	3.3 V
Voltage drop across the sensing resistor R_{DC1} for a linear response	1 V (maximum)
Voltage drop across the sensing resistors R_{ACx} for a linear response	± 1 V (maximum)
Current through the sensing resistors R_{ACx}	± 100 μ A (maximum)

8.2.2 Detailed Design Procedure

Use Ohm's Law to calculate the minimum total resistance of the resistive dividers to limit the cross current to the desired values:

- For the voltage sensing on the DC bus: $R_{DC1} + R_{DC2} + R_{DC3} = V_{BUS} / I_{DC}$
- For the voltage sensing on the output phases U, V, and W: $R_{AC1} + R_{AC2} + R_{AC3} = V_{PHASE\ (max)} / I_{AC}$

Consider the following two restrictions to choose the proper value of the resistors R_{DC3} and R_{AC3} :

- The voltage drop caused by the nominal voltage range of the system must not exceed the recommended input voltage range of the AMC1336: $V_{XC3} \leq V_{FSR}$
- The voltage drop caused by the maximum allowed system overvoltage must not exceed the input voltage that causes a clipping output: $V_{XC3} \leq V_{Clipping}$

Use similar approach for calculation of the shunt resistor values R_{SHUNT} and see the [AMC1306M25 data sheet](#) for further details.

表 2 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 600 V and 800 V on the DC bus.

表 2. Resistor Value Examples for DC Bus Sensing

PARAMETER	600-V DC BUS	800-V DC BUS
Resistive divider resistor R_{DC1}	3.01 M Ω	4.22 M Ω
Resistive divider resistor R_{DC2}	3.01 M Ω	4.22 M Ω
Sense resistor R_{DC3}	10 k Ω	10.5 k Ω
Resulting current through resistive divider I_{DC}	99.5 μ A	94.7 μ A
Resulting voltage drop on sense resistor V_{RDC3}	0.995 V	0.994 V

表 3 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 230 V and 690 V on the input or output phases.

表 3. Resistor Value Examples for Phase Voltage Sensing

PARAMETER	± 400 -V _{AC} PHASE	± 690 -V _{AC} PHASE
Resistive divider resistor R_{AC1}	2.0 M Ω	3.48 M Ω
Resistive divider resistor R_{AC2}	2.0 M Ω	3.48 M Ω
Sense resistor R_{AC3}	10.0 k Ω	10.0 k Ω
Resulting current through resistive divider I_{AC}	99.8 μ A	99.0 μ A
Resulting voltage drop on sense resistor V_{RAC3}	± 0.998 V	± 0.990 V

Use a power supply with a nominal voltage of 3.3 V for DVDD to directly connect all modulators to the microcontroller.

For modulator output bitstream filtering, a device from TI's [TMS320F2807x](#) family of low-cost microcontrollers (MCUs) or [TMS320F2837x](#) family of dual-core MCUs is recommended. These MCU families support up to eight channels of dedicated hardwired filter structures called sigma-delta filter modules (SDFMs) that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one that offers a fast response path for overcurrent detection. Use one of the pulse-width modulation (PWM) sources inside the MCU to generate the clock for the modulators and for easy synchronization of all feedback signals and the switching control of the gate drivers.

The application examples in [图 50](#) and [图 51](#) use a clock buffer to distribute the clock reference signal generated on one of the PWMx outputs of the MCU to all modulators used in the circuit and as a reference for the digital filters in the MCU. In this example, TI's [CDCLVC1106](#) is used for this purpose. Each CDCLVC1106 output can drive a load of 8 pF that is sufficient to drive up to two modulator and up to four SDFM clock inputs.

8.2.3 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. [图 52](#) shows the ENOB of the AMC1336 with different oversampling ratios. In this document, this number is calculated from the SINAD by using following equation: $SINAD = 1.76 \text{ dB} + 6.02 \times ENOB$.




图 52. Measured Effective Number of Bits versus Oversampling Ratio

8.2.4 What to Do and What Not to Do

Do not leave the inputs of the AMC1336 unconnected (floating) when the device is powered up. If either modulator input is left floating, the input bias current can drive this input beyond the specified common-mode input voltage range. If both inputs are beyond that range, the gain of the front-end diminishes and the output bitstream is not valid.

9 Power Supply Recommendations

In a typical frequency-inverter application, the high-side power supply (AVDD) for the AMC1336 is generated from the controller-side supply (DVDD) of the device by an isolated dc/dc converter circuit. 图 53 shows a low-cost solution based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings. TI recommends using a low-ESR decoupling capacitor of 0.1 μ F and an additional capacitor of minimum 1 μ F for both supplies of the AMC1336. Place these decoupling capacitors as close as possible to the device power-supply pins to minimize supply current loops and electromagnetic emissions.

The AMC1336 does not require any specific power up sequencing. Consider the analog settling time t_{START} as specified in the *Switching Characteristics* table after ramp up of the AVDD high-side supply.

Connect the high-side ground pin AGND of the AMC1336 to one of the analog inputs AINx to avoid common-mode input voltage range violations.




图 53. Decoupling the AMC1336

10 Layout

10.1 Layout Guidelines

图 54 shows an example layout that is used on the AMC1336 evaluation module. For best performance, place the smaller 0.1- μ F decoupling capacitors (C7 and C9) as close as possible to the AMC1336 power-supply pins, followed by the additional C1 and C11 capacitors with a minimum value of 1 μ F. The resistors and capacitors used for the analog input filter (R1, R2, C4, C5, and C8) are placed next to the decoupling capacitors. Use 1206-size, SMD-type, ceramic decoupling capacitors and route the traces to the AINx pins underneath. Connect the supply voltage sources in a way that allows the supply current to flow through the pads of the decoupling capacitors before powering the device.

Consider use of RC filters on the digital clock and data lines to reduce reflections and slew rate that cause radiated emissions. The AMC1336 evaluation module offers placeholders for RC filters (termed R8 and C13 in 图 54) for the CLKIN line, and R7 and C12 for the DOUT line.

10.2 Layout Example




图 54. Recommended Layout of the AMC1336

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

11.1.1.1 隔离相关术语

请参阅《[隔离相关术语](#)》

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI), 《[TMS320F28004x Piccolo™ 微控制器](#)》 数据表
- 德州仪器 (TI), 《[TMS320F2807x Piccolo™ 微控制器](#)》 数据表
- 德州仪器 (TI), 《[TMS320F2837xD 双核 Delfino™ 微控制器](#)》 数据表
- 德州仪器 (TI), 《[ISO72x 数字隔离器磁场抗扰度](#)》
- 德州仪器 (TI), 《[MSP430F677x 多相位仪表计量片上系统](#)》 数据表
- 德州仪器 (TI), 《[适用于二阶 Δ-Σ 调制器的 AMC1210 四路数字滤波器](#)》 数据表
- 德州仪器 (TI), 《[将 ADS1202 与 FPGA 数字滤波器结合，以便在电机控制应用中进行 电流测量](#)》 应用报告
- 德州仪器 (TI), 《[具有高 CMTI 的 AMC1306x 小型、高精度、增强型隔离式 Δ-Σ 调制器](#)》 数据表
- 德州仪器 (TI), 《[CDCLVC11xx 3.3V 和 2.5V LVC MOS 高性能时钟缓冲器系列](#)》 数据表
- 德州仪器 (TI), 《[SN6501 用于隔离电源的变压器驱动器](#)》 数据表
- 德州仪器 (TI), 《[AMC1303、AMC1306 和 AMC1336 评估模块](#)》 用户指南

11.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1336DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1336	Samples
AMC1336DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1336	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1336DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1336DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
AMC1336DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6


PACKAGE OUTLINE

DWV0008A



SOIC - 2.8 mm max height

SOIC



4218796/A 09/2013

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT



DWV0008A

SOIC - 2.8 mm max height

SOIC



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X



SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4218796/A 09/2013

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, 德州仪器 (TI) 公司