









TXB0304

SCES831F - SEPTEMBER 2011 - REVISED MAY 2016

TXB0304 4-Bit Bidirectional Level-Shifter/Voltage Translator with Automatic Direction Sensing

Features

- Fully Symmetric Supply Voltages, 0.9 V to 3.6 V on A Port and 0.9 V to 3.6 V
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, all Outputs are in High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 5 μA Max (I_{CCA} or I_{CCB})
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)

Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

3 Description

This 4-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 0.9 V to 3.6 V. This allows for low Voltage bidirectional translation between 1 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V voltage nodes. For the TXB0304, when the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. The OE device control pin input circuit is supplied by V_{CCA}. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The only difference between TXB0304 and TXBN0304 is the OE signal being active high and active low respectively.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TVD0204	RUT UQFN (12)	2.00 mm × 1.70 mm
TXB0304	RSV UQFN (16)	2.60 mm × 1.80 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Block Diagram for TXB0304






Table of Contents

1	Features 1		8.2 Functional Block Diagram	10
2	Applications 1		8.3 Feature Description	
3	Description 1		8.4 Device Functional Modes	
4	Revision History	9	Application and Implementation	12
5	Pin Configuration and Functions		9.1 Application Information	12
6	Specifications4		9.2 Typical Application	12
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	13
	6.2 ESD Ratings	11	Layout	13
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	13
	6.4 Thermal Information		11.2 Layout Example	14
	6.5 Electrical Characteristics 5	12	Device and Documentation Support	
	6.6 Timing Requirements6		12.1 Device Support	15
	6.7 Switching Characteristics		12.2 Documentation Support	15
	6.8 Operating Characteristics		12.3 Community Resources	15
	6.9 Typical Characteristics		12.4 Trademarks	15
7	Parameter Measurement Information 8		12.5 Electrostatic Discharge Caution	15
8	Detailed Description		12.6 Glossary	15
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	15


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (August 2014) to Revision F	Page
•	Made changes to <i>Description</i> section	1
•	Made changes to Absolute Maximum Ratings, Recommended Operating Conditions ⁽¹⁾⁽²⁾ , Switching Characteristics and Electrical Characteristics tables.	1
С	hanges from Revision D (October 2012) to Revision E	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Changed VCCA and VCCB in the ABS MAX table to V _{CCA} and V _{CCB} in 3 places	4
•	Changed in ELEC CHARAC table the 0.9 x V _{CCA} and 0.9 x V _{CCB} from MAX column into the MIN column	5
•	Changed in ELEC CHARAC table 0.2 (2 places) in the MIN column to the MAX	5
С	hanges from Revision C (May 2012) to Revision D	Page
•	Added Application Information section	12
С	hanges from Revision B (September 2011) to Revision C	Page
•	Added package pin out diagram notes	3




5 Pin Configuration and Functions






RUT Package 12-Pin UQFN TXB0304 Top View



RSV Package 16-Pin UQFN TXBN0304 Top View



RUT Package 12-Pin UQFN TXBN0304 Top View



A. See *Layout Guidelines* for notes about package pin out diagrams.

Pin Functions

PIN										
NAME	TXB0	304	TXBN	0304	TYPE		DESCRIPTION			
NAIVIE	RSV	RUT	RSV	RUT						
A1	1	2	1	2	I/O	Input/output 1				
A2	2	3	2	3	I/O	Input/output 2	Deferenced to V			
A3	3	4	3	4	I/O	Input/output 3	Referenced to V _{CCA}			
A4	4	5	4	5	I/O	Input/output 4				
B1	12	10	12	10	I/O	Input/output 4				
B2	11	9	11	9	I/O	Input/output 3	Deferenced to V			
В3	10	8	10	8	I/O	Input/output 2	Referenced to V _{CCB}			
B4	9	7	9	7	I/O	Input/output 1				
GND	6, 7	6	6,7	6	GND	Ground				
NC	5, 14, 15		5, 14, 15	_	_	No connection	; not internally connected			
OE	8	12	_	_	1		mode enable. Pull OE (TXB0304) low to place all ate mode. Referenced to V _{CCA} .			
ŌĒ	_	_	8	12	I	3-state output-mode enable. Pull $\overline{\text{OE}}$ (TXBN0304) high to place all outputs in 3-state mode. Referenced to V_{CCA} .				
V _{CCA}	16	1	16	1	_	A-port supply	voltage 0.9 V ≤ V _{CCA} ≤ 3.6 V			
V _{CCB}	13	11	13	11	_	B-port supply	voltage 0.9 V ≤ V _{CCB} ≤ 3.6 V			



Specifications

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CCA}	Complete sea		-0.5	4.6	V
V _{CCB}	Supply voltage		-0.5	4.6	V
V	Input voltogo	A port	-0.5	4.6	V
V _I	Input voltage	B port	-0.5	4.6	V
V	Voltage applied to any output in the high-	A port	-0.5	4.6	W
Vo	impedance or power-off state	B port	-0.5	4.6	V
	Voltage applied to any output in the high	A port	-0.5	V _{CCA} + 0.5	V
Vo	or low state (2)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or	GND		±100	mA
T _{stg}	Storage temperature		-65	150	°C
TJ	Junction temperature		-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±8000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions (1)(2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	- Supply voltage				0.9	3.6	٧
V	High level input valte re	Data inputs	0.9 V to 3.6 V	0.9 V to 3.6 V	V _{CCI} × 0.65	V _{CCI}	V
V _{IH}	High-level input voltage	OE/OE	0.9 V to 3.6 V	0.9 V to 3.6 V	$V_{CCA} \times 0.65$	3.6	V
	Low-level input voltage	Data inputs	0.9 V to 3.6 V	0.9 V to 3.6 V	0	$V_{CCI} \times 0.35$	
V_{IL}		OE/OE	0.9 V to 1.2 V	0.9 V to 3.6 V	0	$V_{CCA} \times 0.3$	V
		OE/OE	1.2 V to 3.6 V	0.9 V to 3.6 V	0	$V_{CCA} \times 0.35$	
\/	Voltage range applied to any output in	A-port	0.9 V to 3.6 V	0.9 V to 3.6 V	0	3.6	V
Vo	the high-impedance or power-off state	B-port	0.9 V to 3.6 V	0.9 V to 3.6 V	0	3.6	V
Λ4/Λ.,	lanut transition rice or fall rate	A-port inputs	0.9 V to 3.6 V	0.9 V to 3.6 V		40	20/1/
Δt/Δv	Input transition rise or fall rate	B-port inputs	0.9 V to 3.6 V	0.9 V to 3.6 V		40	ns/V
T _A	Operating free-air temperature	·			-40	85	°C

⁽¹⁾ The A and B sides of an unused data I/O pair must be held in the same state, such as, both at V_{CCI} or both at GND.

V_{CCI} is the supply voltage associated with the input port.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TXB0304			
	THERMAL METRIC ⁽¹⁾	RUT (UQFN)	RSV (UQFN)	UNIT	
		12 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.4	131.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.7	55.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	46.9	55.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.6	1.4	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	46.9	55.3	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDI	TIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{OHA}	High-level output voltage	I _{OH} = -20 μA	T _A = 25°C	0.9 V to 3.6 V		0.9 x V _{CCA}			٧
V_{OLA}	Low-level output voltage	Ι _{ΟL} = 20 μΑ	-40°C to 85°C	0.9 V to 3.6 V				0.2	٧
V _{OHB}	High-level output voltage	I _{OH} = -20 μA	T _A = 25°C		0.9 V to 3.6 V	0.9 x V _{CCB}			٧
V _{OLB}	Low-level output voltage	Ι _{ΟL} = 20 μΑ	-40°C to 85°C		0.9 V to 3.6 V			0.2	V
	OF	V V or CND	T _A = 25°C	0.0.\/ to 2.6.\/	0.0 V to 2.6 V			±1	
l _l	OE	$V_I = V_{CCI}$ or GND	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			±2	μΑ
	A t	V == V = 0 t= 0 C V	T _A = 25°C	0.1/	0.1/4- 2.6.1/			±1	
	A port	$V_1 \text{ or } V_0 = 0 \text{ to } 3.6 \text{ V}$ $-40^{\circ}\text{C to } 85^{\circ}\text{C}$ 0 V $0 \text{ V to } 3.6 \text{ V}$				±2	μA		
l _{off}	Doort	\\ \ar\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T _A = 25°C	0.0.\/ to 2.6.\/	0 V			±1	
	B port	V_I or $V_O = 0$ to 3.6 V	-40°C to 85°C	0.9 V to 3.6 V	0 V		±1 ±2		
	A or B port	OE = GND	T _A = 25°C	0.9 V to 3.6 V	0.9 V to 3.6 V			±1	μA
l _{OZ}	A of B port	OE = GND	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			±2	μΑ
I_{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			5	μΑ
I _{CCB}		$V_I = V_{CCI}$ or GND, $I_O = 0$	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			5	μΑ
I _{CCA} +	· I _{CCB}	$V_I = V_{CCI}$ or GND, $I_O = 0$	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			10	μΑ
I _{CCZA}	High-Z state supply current	$V_I = V_{CCI}$ or GND, $I_O = 0$, OE = GND	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			5	μΑ
I _{CCZB}	High-Z state supply current	$V_I = V_{CCI}$ or GND, $I_O = 0$, OE = GND	-40°C to 85°C	0.9 V to 3.6 V	0.9 V to 3.6 V			5	μA
Ci	OE	T _A = 25°C	•	0.9 V to 3.6 V	0.9 V to 3.6 V		±1 ±2 ±1 ±2 ±1 ±2 ±1 ±2 ±1 ±2 5 5		pF
^	A port	T 0500 OF OND		001/4-201/	0.0.1/4= 0.0.1/		6.7		
C_{io}	B port	$T_A = 25$ °C, OE = GND		0.9 V to 3.6 V	0.9 V to 3.6 V		6.7		pF



6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	LOAD	V _{CCA}	V _{CCB}	MIN MAX	UNIT
	$C_{L} = 15 pF$	0.9 to 3.6 V	0.9 to 3.6 V	50	Mbps
	C _L = 15 pF	1.2 to 3.6 V	1.2 to 3.6 V	100	Mbps
	C _L = 15 pF	1.8 to 3.6 V	1.8 to 3.6 V	140	Mbps
	$C_{L} = 30 \text{ pF}$	0.9 to 3.6 V	0.9 to 3.6 V	40	Mbps
Data rate	$C_{L} = 30 \text{ pF}$	1.2 to 3.6 V	1.2 to 3.6 V	90	Mbps
Dala Tale	$C_{L} = 30 \text{ pF}$	1.8 to 3.6 V	1.8 to 3.6 V	130	Mbps
	$C_{L} = 50 \text{ pF}$	1.2 to 3.6 V	1.2 to 3.6 V	80	Mbps
	C _L = 50 pF	1.8 to 3.6 V	1.8 to 3.6 V	120	Mbps
	C _L = 100 pF	1.2 to 3.6 V	1.2 to 3.6 V	70	Mbps
	C _L = 100 pF	1.8 to 3.6 V	1.8 to 3.6 V	100	Mbps

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted). (For parameter descriptions, see Figure 2 and Figure 3.)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	V _{CCA}	V _{CCB}	MIN TYP ⁽¹⁾	MAX	UNIT
	A	В	C _L = 15	0.9-3.6	0.9-3.6	18.9	30	
	A	В	C _L = 15	1.2-3.6	1.2-3.6	7.5	11.5	
	A	В	C _L = 15	1.8-3.6	1.8-3.6	3.7	4.8	
	A	В	C _L = 30	0.9-3.6	0.9-3.6	19.5	34	
	A	В	C _L = 30	1.2-3.6	1.2-3.6	7.8	11.9	
	A	В	C _L = 30	1.8-3.6	1.8-3.6	3.8	5.2	ns
t _{pd}	А	В	C _L = 50	1.2-3.6	1.2-3.6	8	12.3	
	A	В	C _L = 50	1.8-3.6	1.8-3.6	4	5.4	
	A	В	C _L = 100	1.2-3.6	1.2-3.6	8.6	13.5	
	A	В	C _L = 100	1.8-3.6	1.8-3.6	4.5	6	
^L pd	В	Α	C _L = 15	0.9-3.6	0.9-3.6	18.9	30	
	В	Α	C _L = 15	1.2-3.6	1.2-3.6	7.5	11.5	
	В	Α	C _L = 15	1.8-3.6	1.8-3.6	3.7	5	
	В	Α	C _L = 30	0.9-3.6	0.9-3.6	19.5	34	ns
	В	Α	C _L = 30	1.2-3.6	1.2-3.6	7.8	11.9	
	В	Α	C _L = 30	1.8-3.6	1.8-3.6	3.8	5.2	
	В	Α	C _L = 50	1.2-3.6	1.2-3.6	8	12.3	
	В	Α	C _L = 50	1.8-3.6	1.8-3.6	4	5.4	
	В	Α	C _L = 100	1.2-3.6	1.2-3.6	8.6	13.5	
	В	Α	C _L = 100	1.8-3.6	1.8-3.6	4.5	6	
				0.9-3.6	0.9-3.6		262	
		Α	C _L = 15	1.2-3.6	1.2-3.6		64	
4	OE			1.8-3.6	1.8-3.6		37	ns
t _{en}	OL			0.9-3.6	0.9-3.6		332	115
		В	C _L = 15	1.2-3.6	1.2-3.6		76	
				1.8-3.6	1.8-3.6		41	
.	OE	Α	C _L = 15	0.9-3.6	0.9-3.6		172	ns
t _{dis}	OE .	В	C _L = 15	0.9-3.6	0.9-3.6		169	ns
t_{rB},t_{fB}	B-port rise and fall times		C _L = 15	0.9-3.6	0.9-3.6	2.95		ns
t_{sA},t_{sA}	A-port rise and fall times		C _L = 15	0.9-3.6	0.9-3.6	3.1		ns
t _{SK(O)}	Channel-to-channel skew		C _L = 15	0.9-3.6	0.9-3.6		0.15	ns

(1) $T_A = 25^{\circ}C$

Copyright © 2011–2016, Texas Instruments Incorporated Product Folder Links: *TXB0304*



6.8 Operating Characteristics

 C_{pd} - power dissipation capacitance measured at T_A = 25°C.

	PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
C _{pdA}	A-port input, B-port output		34	pF
	B-port input, A-port output	C = 0 f = 10 MHz + = + = 1 no OE = \/ (outputs applied)	34	рг
0	A-port input, B-port output	$= 0$, f = 10 MHz, $t_r = t_f = 1$ ns, OE = V_{CCA} (outputs enabled)	34	pF
C _{pdB}	B-port input, A-port output		34	рг
0	A-port input, B-port output		0.01	~F
C_{pdA}	B-port input, A-port output	C 0 f 40 MHz t t 4 no OF CND (outputs dischlad)	0.01	pF
C	A-port input, B-port output	$C_L = 0$, $f = 10$ MHz, $t_r = t_f = 1$ ns, OE = GND (outputs disabled)	0.01	
C _{pdB}	B-port input, A-port output		0.01	pF

⁽¹⁾ V_{CCA} , V_{CCB} 0.9 V to 3.6 V

6.9 Typical Characteristics





Figure 1. Input Capacitors for OE Pin (C_I) vs Power Supply (V_{CCA})



7 Parameter Measurement Information




- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \ge 1$ V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd}.
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuits and Voltage Waveforms



Parameter Measurement Information (continued)



- (1) t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- (2) t_{PZL} and t_{PZH} are the same as t_{en} .
- (3) Waveform 1 is for an output with internal such that the output is high, except when OE is high. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.

Figure 3. Enable and Disable Times



8 Detailed Description


8.1 Overview

The TXB0304 and TXBN0304 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

8.1.1 Architecture

The TXB0304 and TXBN0304 architecture (see Figure 4) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0304 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction. The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 30Ω at $V_{CCO} = 0.9 V$ to 1 V, 10Ω at $V_{CCO} = 1.1 V$ to 1.7 V, and 5Ω at $V_{CCO} = 1.8 V$ to 3.3 V.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated


Figure 4. Architecture of TXB0304 I/O Cell



8.3 Feature Description

8.3.1 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0304//TXBN0304 are shown in Figure 5. For proper operation, the device driving the data I/Os of the TXB0304 must have drive strength of at least ±3 mA.



- (1) V_{CC} is power supply of TXB0304.
- (2) V_T is the input threshold voltage of TXB0304 (typically it is $V_{CC}/2$).

Figure 5. Typical I_{IN} vs V_{IN} Curve

8.4 Device Functional Modes

8.4.1 Enable and Disable

The TXB0304 has an OE input that is used to disable the device by setting OE = low (\overline{OE}) = high for TXBN0304), which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is high.

8.4.2 Pullup or Pulldown Resistor on I/O Lines

The TXB0304/TXBN0304 is designed to drive capacitive loads of up to 100 pF. The output drivers of the TXB0304 have low dc drive strength. If pull-up or pull-down resistors are connected externally to the data I/Os, their values must be kept higher than 20 k Ω to ensure that they do not contend with the output drivers of the TXB0304. but if the receiver is integrated with the smaller pull down or pull up resistor, below formula can be used for estimation to evaluate the V_{OH} and V_{OI} .

$$V_{ol} = V_{CCout} \times \frac{1.5k\Omega}{1.5k\Omega + R_{pu}}$$

$$V_{oh} = V_{CCout} \times \frac{R_{pd}}{1.5k\Omega + R_{pd}}$$
(1)

where

- V_{CCOUT} is the output port supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor
- R_{PU} is the value of the external pull up resistor
- 1.5 k Ω is the counting the variation of the serial resistor 1k Ω in the I/O line.

Because of this restriction on external resistors, the TXB0304 should not be used in applications such as I²C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS010X series of level translators.

Product Folder Links: TXB0304

(2)



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXB0304 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS010X products. Any external pull-down or pull-up resistors are recommended larger than 20 k Ω .

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 6. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	0.9 V to 3.6 V
Output voltage range	0.9 V to 3.6 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXB0304 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{II} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXB0304 device is driving to determine the output voltage range.
 - Don't recommend to have the external pull-up or pull-down resistors. If mandatory, it is recommended the value should be larger than 20 $k\Omega$.



• An external pull-down or pull-up resistor decreases the output V_{OH} and V_{OL} . Use the below equations in section 8.5.2 to draft estimate the V_{OH} and V_{OL} as a result of an external pull-down and pull-up resistor.

9.2.3 Application Curve




Figure 7. Level-Translation of a 2.5-MHz Signal

10 Power Supply Recommendations

There is no requirement for the power sequence. During operation, TXB0304 can work at both $V_{CCA} \le V_{CCB}$ and $V_{CCA} \ge V_{CCB}$, During power-up sequencing, any power supply can be ramped up first. The TXB0304 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0$ V).

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies. And should be placed as close as possible to the V_{CCA},
 V_{CCB} pin and GND pin
- · Short trace-lengths should be used to avoid excessive loading.
- For long transmission lines, place a series resistor equivalent to the impedance of the transmission lines to avoid signal integrity issues
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the
 source driver.
- Pullup resistors are not required on both sides for Logic I/O.
- If pullup or pulldown resistors are needed, the resistor value must be over 20 kΩ.
- 20 kΩ is a safe recommended value, if the customer can accept higher Vol or lower Voh, smaller pull up or pull down resistor is allowed, the draft estimation is Vol = Vccout x 1.5k/(1.5k + Rpu) and Voh = Vccout x Rpd/(1.5k + Rpd).
- If pullup resistors are needed, please refer to the TXS0104 or contact TI.
- For detailed information, refer to application note SCEA043.



11.2 Layout Example




Figure 8. TXB0304 PCB Layout

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

For TI TXS010X products, go to www.ti.com/product/txs0101.

For the TXB0304 IBIS Model, see SCEM544.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Application Report, A Guide to Voltage Translation With TXB-Type Translators, SCEA043
- User's Guide, TXB0304 Evaluation Module, SCEU003

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0304RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZTJ	Samples
TXB0304RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(737 ~ 73R ~ 73V)	Samples
TXBN0304RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZTK	Samples
TXBN0304RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	74R	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

25-Oct-2016


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0304RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1
TXB0304RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.3	0.75	4.0	8.0	Q1
TXBN0304RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1
TXBN0304RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0304RSVR	UQFN	RSV	16	3000	202.0	201.0	28.0
TXB0304RUTR	UQFN	RUT	12	3000	184.0	184.0	19.0
TXBN0304RSVR	UQFN	RSV	16	3000	202.0	201.0	28.0
TXBN0304RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- This package complies to JEDEC MO-288 variation UFHE, except minimum package thickness.



RSV (R-PUQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.